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ABSTRACT
AN AUTOMATED RULE BASED VISUAL PRINTED  
CIRCUIT BOARD INSPECTION SYSTEM WHICH USES 
MATHEMATICAL MORPHOLOGICAL IMAGE  
PROCESSING ALGORITHMS
Seyfullali Halit Oğuz
M.S. in Electrical and Electronics Engineering 
Supervisor: Assoc. Prof. Dr. Levent Onural 
February, 1990
In this thesis, the design and implementation of an automated rule 
based visual printed circuit board (PCB) inspection system are presented. 
The developed system makes use of mathematical morphology based image 
processing algorithms. This system is designed for the detection of the PCB 
defects related to the conducting structures on the PCBs. For this purpose, four 
new algorithms, three of which are defect detection algorithms, are designed, 
and an already existing algorithm is modified for its implementation in our 
system. The designed defect detection algorithms respectively verify the 
minimum conductor trace width, minimum land width, and the minimum 
conductor trace spacing requirements on digital binary PCB images. The 
implementation of a prototype system is made in our image processing 
laboratory and the necessary computer programs are developed. These 
programs control the image processor and apply the defect detection algorithms 
to discrete binary PCB test images.
Keywords. Printed circuit boards, rule based systems, automated visual 
inspection, mathematical morphology.
ÖZET
MATEMATİKSEL MORFOLOJİ KÖKENLİ GÖRÜNTÜ  
İŞLEME ALGORİTM ALARI KULLANAN BİR OTOM ATİK  
KURALA DAYALI GÖRÜNTÜSEL BASKILI DEVRE  
KARTI İNCELEME SİSTEMİ
Seyfullah Halit Oğuz
Elektrik ve Elektronik Mühendisliği Bölümü Yüksek Lisans 
Tez Yöneticisi: Doç. Dr. Levent Onural 
Şubat, 1990
ÖZET
Bu tez çalışmasında, baskılı devre kartlarının (PCB) hata tesbitini kurala 
dayalı olarak yapabilen otomatik bir görüntüsel inceleme sisteminin tasarımı 
ve gerçekleştirilmesi ele alınmıştır. Gerçekleştirilen sistem matematiksel 
morfolojiye dayalı görüntü işleme algoritmalarını kullanmaktadır. Söz konusu 
bu sistem, esas olarak baskılı devre kartlarının üzerindeki iletken yapılarla 
ilgili hataları bulmak üzere tasarlanmıştır. Bu amaçla, üç tanesi hata 
tesbiti algoritması olmak üzere, yeni dört tane algoritma geliştirilmiş ve 
var olan bir algoritma da sistemimizde kullanılabilmesi amacıyla uygun 
şekilde değiştirilmiştir. Geliştirilen hata tesbiti algoritmaları, baskılı devre 
kartlarından alınan kesikli ve iki seviyeli görüntüler üzerinde sırasıyla minimum 
iletken hat kalınlığı, minimum iletken bilezik kalınlığı ve iletken hatlar arası 
minimum uzaklık şartlarının sağlanıp sağlanmadıklarını kontrol etmektedir. 
Bir prototip sistem modeli görüntü işleme laboratuvarımızda kurulmuş ve 
gerekli sistem yazılımları geliştirilmiştir. Bu yazılımlar laboratuvanmızdaki 
görüntü işleme birimini kontrol eder ve hata tespit algoritmalarını kesikli ve iki 
seviyeli baskılı devre kartı test görüntülerine uygular.
Anahtar sözcükler. Baskılı devre kartları, kurala dayalı sistemler, otomatik 
görüntüsel inceleme, matematiksel morfoloji.
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Chapter 1
Automated Visual Inspection of 
Printed Circuit Boards
1.1 Introduction
In this chapter, the process of automatically performing the visual inspection 
of printed circuit boards (PCBs) is analyzed. For this purpose, industrial 
inspection and industrial visual inspection problems are investigated on a 
general setting in Sections 1.2 and 1.3, respectively. Section 1.4 contains some 
detailed information about the automated visual inspection process. This is 
followed by Section 1.5, which considers the automated visual inspection of 
printed circuit boards. In the remaining of this chapter, in Section l.b, typical 
printed circuit board defects are briefly reviewed, and then finally in Section 
1.7, the PCB defects related to the conducting structures axe examined in some 
detail.
1.2 Industrial Inspection Problem In General
In industrial manufacturing, product inspection is an important step in the 
production process. Since product reliability is of utmost importance in most 
mass-production facilities, inspection of all parts, subassemblies, and finished
products is a basic requirement for quality control in industrial processes. 
The inspection procedure must ensure that the characteristics of the item 
under test conform with some predefined specification standards within an 
acceptable margin of tolerance. Usually, one hundred percent inspection of the 
products is attempted and this task is becoming increasingly difficult due to the 
high production rates of automated manufacturing techniques and the tedious 
nature of manual inspection. As a result, the inspection process becomes a 
very costly task in manufacturing.
1.3 Industrial Visual Inspection Problem
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Although today in the industry, almost all of the products are inspected for a 
variety of their physical properties such as weight, dimensions etc., the most 
difficult type of inspection is that of inspecting the overall visual appearance of 
a product. The visual inspection process aims to identify both functional and 
cosmetic defects. By a cosmetic defect, we refer to any kind of defect which 
causes a degradation only in the visual appearance but not in the functioning of 
a product. At this point, it is necessary to mention that in many cases it is only 
the visual inspection process which can detect most of the fatal defects, just as 
it is in the case of PCB production. Visual inspection, in most manufacturing 
processes, depends mainly on human inspectors whose performance is generally 
inadequate and variable. The human visual system is adapted to perform in a 
world of variety and change; the visual inspection process, on the other hand, 
requires observing the same type of image repeatedly to detect anomalies. 
Some studies show that the accuracy of human visual inspection declines with 
still, endlessly routine jobs [1]. Thus, slow, expensive, and erratic inspection 
results. Automated visual inspection is obviously the alternative to the human 
inspector.
1.4 Automated Visual Inspection
Automated visual inspection is a noncontact, noninvasive technology to 
“visually” extract useful features to reach useful decisions. It can either fully 
replace or act as an aid to human inspectors [2].
On the automation of visual inspection, potential advantages have been 
justified. One obvious advantage is the elimination of human labor, which is 
increasingly expensive. But, what is more important is that, human inspectors 
are slow compared to modern production rates, and they make many errors. 
Thus, two major advantages of automated visual inspection are its speed and 
reliability. Several potent practical reasons for automating the visual inspection 
process exist, and briefly, these include:
• establishing and maintaining a high quality standard for the visual 
inspection process,
• matching modern high-speed production rate with high-speed inspection,
• performing inspection in unfavorable environments,
• enabling on-line adaptation of process parameters for better product 
quality (Automated visual inspection is expected to contribute more 
than simply the replacement of the human eye as a means of identifying 
defects. The analysis will be used to correct for process deficiencies and 
assure the production of acceptable products.),
• reducing demand for highly skilled human inspectors,
• analyzing statistics on test information and keeping records for manage­
ment decisions,
• freeing humans from dull and routine jobs, and
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• saving human labor costs.
These reasons justify the need for the automation of visual inspection in 
industry and also indicate that automated systems will increase productivity 
and improve product quality.
Advances in technology have resulted in better, cheaper and faster image 
analysis equipment. These advances, combined with those in computer 
technology, pattern recognition, image processing, and artificial intelhgence, 
permit image analysis systems to be used for automating the visual inspection 
task in production environments.
In general, visual inspection systems utilize one or both of the following 
two approaches:
1. image comparison, and
2. rule based,
methods.
The first method is also referred to as “image subtraction” [1],[11], 
“reference comparison” [10] or “referencing” [13] methods in the literature. In 
this method, the pattern under test is compared with a reference (or design) 
pattern. This reference pattern could be an image captured from an ideal (a 
perfect, defect-free) sample of the product under test. If a design pattern is 
used as a reference, then this design pattern, for example, could be a model 
image of the product under test, constructed by using the “Computer Aided 
Design (CAD)” file of the product. This comparison between the image of the 
product under test and the reference image can be made either on a pixel by 
pixel basis or by some form of area template matching. In either case, any 
dilference from the reference pattern is considered as a defect. This method 
can achieve very high throughput rates using simple hardware. However, it 
suffers from serious disadvantages and difficulties. The most important ones 
of these drawbacks are described below.
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A very precise alignment is required before comparison. This requirement
can be very complicated in practice. For example, a slightly warped 
product can be defect free but will not match the reference product point 
by point.
• It is difficult to match templates in the presence of tolerances in 
specifications. This makes the approach somewhat inflexible.
• Usually, a large amount of reference data storage is required.
• This method is quite sensitive to illumination and other imaging 
conditions.
The rule based method, which is also referred to as the “non-referencing” 
[13] or “generic property verification” [10],[11] methods in the literature, 
considers a pattern defective if it does not conform with the rules specified 
in its design. Thus, there is no need for direct comparison between the pattern 
under test and a reference pattern on a point by point basis. In this respect, 
rule based systems approach the implementation of intelligent systems. Rule 
based systems are able to pick up the deviations from the generic properties of 
a good product and mark them as defects. However, rule based systems also 
suffer from certain limitations. The most important of these are summarized 
below.
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• “Dimension verification only” systems (systems which verify the design 
rules only related to the physical dimensions of certain structures on 
the product) can be fooled by normal-looking defects. By saying 
“normal-looking defects” , we mean the defects which do not violate 
the dimensional design rules. Such a defect could be a totally missing 
component of the product.
• Response time is generally a major concern about rule based systems 
as compared to image subtraction methods. This limitation could be 
avoided by the incorporation of special-purpose hardware designed for 
real time implementations of rule based visual inspection systems.
• Design rules are not automatically derivable from a CAD data base. This 
step of the formation of the design rules is a very important task in the 
development of a rule based visual inspection system, and thus, should 
be carried out very carefully.
This method has many important advantages over image comparison tech­
niques. In the first place, a rule based visual inspection system can be used 
for the inspection of a new part without any changes at all, if the new part 
is subject to the same set of design rules, and secondly, no storage is required 
for a reference pattern. Besides, no alignment (registration) problems exist in 
rule based systems.
1.5 Automated Visual Inspection of Printed Circuit 
Boards
In commercial PCB assembly, quality control is crucial to ensure the reliability 
of the final product. However, as stated before, high quality inspection is very 
difficult for human inspectors due to the high production rates of automated 
manufacturing techniques and the tedious nature of the visual inspection of 
PCBs. Hence, automating the visual inspection of printed circuit boards 
(PCBs) is a must for the following three main reasons:
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• First of all, electrical testing methods based on the electrical continuity 
testing of PCBs, are limited to the examination of only the electrical 
characteristics of printed circuit boards. Although electrical testing can 
detect some defect types such as open circuit or short circuit defects on 
the PCBs, only visual inspection (human visual inspection or automated 
optical visual inspection) can reliably detect many of the “fatal” defects.
• Manual or electrical testing of PCBs by the “bed-of-nails” technique (an 
electrical continuity checking method) both have the undesirable property 
of possibly damaging the board due to unavoidable contacts with the 
PCBs.
• Electronic packaging technology is evolving towards interconnecting more 
integrated circuits on a single printed circuit board. As a result, printed 
circuit boards are getting larger and they contain more layers. In 
addition, the printed circuits themselves are becoming smaller and more 
complex. As these packaging technologies become increasingly complex, 
PCBs become more costly not only to produce but also to replace in 
the field [lOj. Therefore, it is important that quality control methods 
keep pace with the trend towards larger circuit areas, more complex 
circuits, and smaller circuit features. Hence, the automation of the visual 
inspection process of PCBs is indispensable in order to maintain and 
improve productivity and quality of products with finer geometry.
For the automation of the visual inspection of printed circuit boards, 
considerable attention has been given to the visual inspection of the conducting 
structures (conductor traces, pads and lands) on the PCBs against any defects. 
References [3] through [13] contain some of the work done in this field until 
now. Other aspects of automated visual PCB inspection include the detection 
of component presence and alignment [17], bent leads and soldering defects 
[14],[15],[16]. A survey of the state of the art can be found in [1].
1.6 Typical Defects Met on Printed Circuit Boards
There are certain types of defects related to a PCB which are induced in 
different phases of the PCB manufacturing process. Defects on PCBs are 
normally caused by dust, wear-out film, over-etching, etc.. On a general setting, 
these defects could be classified as follows:
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1. Defects related to the physical structure of the base material (substrate). 
This group of defects include,
• defects related to the global structure of the substrate such as bow 
and twist.
• defects related to the surface imperfections such as scratches, dents, 
etc., and
• defects related to the subsurface imperfections such as haloing, etc..
2. Defects related to the conducting structures (conductor traces, pads and 
lands) on the substrate. Detailed information about this group of defects 
is given in the following section. The detection of this type of defects 
by the automated visual inspection of PCBs constitutes the main aim of 
this thesis work.
3. Defects related to bent-over leads. This group of defects may cause 
undesired short circuits between solder joints.
4. Defects related to the soldering process. This group of defects include,
• defects related to insufficient solder,
• defects related to excessive solder,
• defects related to missing solder,
• defects related to blowholes, and
• defects related to solder bridge.
5. Defects related to the component absence and alignment.
1.7 Printed Circuit Board Defects Related to the 
Conducting Structures
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Before going into the details of the PCB defects related to the conducting 
structures on the PCBs, it will be convenient to state some definitions 
concerning these conducting structures. These definitions and nomenclature 
will also constitute the convention to be adopted in the rest of this thesis.
1.7.1 Defining terms
Base material (Substrate): The board onto which the printed circuit 
pattern is transferred. This board may be a phenolic or a polymer board 
or a board made of some other material depending on the PCB production 
standards.
C onductor trace (Path): A plated conductive strip extending from the 
site of one terminal to the site of another terminal. Here, the terminal may be 
a through hole, a via, a connector pad or any other kind of termination.
Land: A plated conductive annular ring around a hole in a layer of a PCB.
Through hole: A hole drilled through a PCB that is plated and used 
solely for fixing the circuit components by soldering their leads in these holes.
Via: A hole drilled through a PCB that is plated and used solely for the 
electrical interconnection of circuitry on two or more layers of the PCB.
1.7.2 Printed Circuit Board Defects Related to the 
Conducting Structures
The defects related to the conducting structures on the PCBs can be classified 
into the following six fundamental categories:
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1. small area defects,
2. large defects (non-local defects),
3. proximity defects (defects related to the minimum spacing requirement 
between conductor traces),
4. defects related to the minimum and maximum conductor trace width 
requirements,
5. acute angle violation defects, and
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6. defects related to the misregistration of through holes or vias on lands. 
1. Small area defects:
A small area defect is any defective conductor region (or interconductor 
insulator (substrate) region), whose dimensions (length or width) are 
smaller than the nominal conductor trace width and greater than a 
certain lower limit. These defects usually have irregular (ragged) edge 
features. Small area defects on the PCBs can further be classified into 
the following groups basically according to their visual appearance:
• intrusions (nicks), (Figure 1.1.a),
• protrusions, (Figure 1.1.b),
• scratches, (Figure l.l.c ),
• gouges, (Figure 1.1.d),
• splashes, (Figure l.l.e ),
• pinholes, (Figure 1.1.f),
• opens (open circuit defects), (Figure l.l.g ), and
• shorts (short circuit defects), (Figure 1.1.h).
Intrusions, scratches, splashes, pinholes, and an important subgroup of 
short circuit defects violate the design rule related to the minimum 
conductor trace width requirement. Protrusions, gouges, splashes, 
pinholes, and an important subgroup of open circuit defects violate 
the design rules related to the minimum spacing requirement between 
conductor traces or to the maximum conductor trace width requirement. 
Therefore, all defects within this group which violate the above mentioned 
design rules (requirements), can be detected and located by our defect 
detection algorithms.
2. Large defects (Non-local defects):
Non-local defects are those whose local properties (those within the order 
of the nominal conductor trace width) are satisfactory in terms of design 
rules but whose large scale properties define a generic error. This group 
of defects can be further classified into the following three categories:
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Figure 1.1. Small area defects, (a) intrusion, (b) protrusion, (c) scratch, (d) 
gouge, (e) splash, (f) pinhole, (g) open circuit, (h) short circuit.
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(g) (h)
Figure 1.1. continued.
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• missing patterns (circuitry) on the PCB, (Figure 1.2.a),
• extra patterns (circuitiy) on the PCB, and
• non-local defects resembling small area defects on a large scale, 
(Figure 1.2.b).
Since these types of defects do not violate the design rules those are 
considered in this work, our rule based defect detection algorithms are 
not capable of detecting and locating these defects.
3. Proximity defects:
Any two conducting structures which come closer together more than 
the amount suggested by the minimum spacing requirement between 
conductors, cause a proximity defect. Clearly, these defects violate the 
minimum spacing requirement between conductors. This type of defects 
can be further classified into two categories as follows:
• local violation, (Figure 1.3.a), and
• sustained violation, (Figure 1.3.b).
The related defect detection algorithm we propose, is capable of detecting 
and locating both types of these defects.
4. Defects related to the minimum and maximum conductor trace width 
requirements:
Defects in this group are differentiated from the small area defects in the 
respect that they have regular edge features and that they extend over 
PCB areas which cannot be classified as small areas. Clearly, this group 
of defects can be divided into two subgroups as follows;
• defects related to the minimum conductor trace width requirement, 
(Figure 1.4.a), and
• defects related to the maximum conductor trace width requirement, 
(Figure 1.4.b).
5. Acute angle violation defects:
A defect related to an acute angle violation occur if a corner on a
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Figure 1.2. Non-local defects, (a) missing circuitry, (b) non-local defects 
resembling small area defects on a large scale.
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(a)
(b)
Figure 1.3. Proximity defects, (a) local violation, (b) sustained violation.
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(b)
Figure 1.4. Defects related to conductor trace width requirements, (a) violation 
of minimum trace width requirement, (b) violation of maximum trace width 
requirement.
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conductor trace has an interior angle less than a given amount which is 
typically 70°. In Figure 1.5.a and Figure 1.5.b, two instances of acute 
angle violation defects are given. Although our defect detection algorithm 
related to the verification of the minimum spacing requirement between 
conductor traces is not specifically designed so as to detect acute angle 
violation defects, it may do so under certain conditions. But, on a general 
basis, our defect detection algorithms are not capable of detecting defects 
of this type.
6. Defects related to the misregistration of through holes or vias on lands: 
Through holes and vias may not be drilled just in the middle of their pads 
due to some deficiencies in the PCB production process. This results in 
a misregistration of the through holes and vias in the lands surrounding 
them. There is a design rule related to such cases, which requires the 
existence of a minimum land width all around the hole (either a through 
hole or a via). The cases of hole misregistration, in which this minimum 
land width requirement is not satisfied, constitute defects. Furthermore, 
the cases in which the land width is reduced further below this minimum 
amount due to some other reasons, such as an intrusion on the land, also 
result in the violation of the above mentioned design rule, and hence, 
should also be considered as defects. In parts (a) and (b) of Figure 1.6, 
two instances of the violation of the design rule related to the minimum 
land width requirement, are shown. In part (a), the violation is due to the 
misregistration of the hole, whereas in part (b), the violation is due to an 
intrusion on the land surrounding the hole. Our related defect detecting 
algorithm, since it directly checks the width of the land, is capable of 
detecting all defects of this type irrespective of their causes.
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(a)
(b)
Figure 1.5. Two examples of acute angle violation defects.
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(a)
(b)
Figure 1.6. Defects related to the minimum land width requirement, (a) 
misregistration of the hole, (b) an intrusion on the land.
Chapter 2
Mathematical Morphology and Its 
Fundamental Definitions
2.1 Introduction
In this chapter, the mathematical background which is necessary for the 
understanding of mathematical morphology based defect detecting image 
processing algorithms, will be presented. For this purpose, after a brief 
introduction about the history and basic features of mathematical morphology 
given in Section 2.2, some important definitions related to digital topology 
and the adopted notation conventions will be stated in Section 2.3. In Section 
2.4, the fundamental operations of mathematical binary morphology will be 
defined. Finally, this chapter will be concluded with Section 2.5, in which, 
two binary morphological algorithms of fundamental importance for the defect 
detection techniques used in this work are given.
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2.2 An Overview of Mathematical Morphology
2.2.1 A Brief History of Mathematical Morphology
Mathematical morphology started in 1964 when Georges Matheron was asked 
to investigate the relationships between the geometry of porous media and 
their permeabilities, and when at the same time J. Serra was asked to quantify 
the petrography of iron ores, in order to predict their milling properties. This 
initial period (1964-1968) has resulted in a first body of theoretical notions (Hit 
or Miss transformations, dilations and erosions, boolean models), together with 
the first prototype of a texture analyzer based on mathematical morphology. It 
was also the time of the creation of the Centre de Morphologie Mathématique 
on the campus of the Paris School of Mines at Fontainebleau (France). At the 
outset, the approach of mathematical morphology was essentially statistical in 
nature, synthesizing the geometric probability utilized in stei-eology with the 
shape-oriented Minkowski algebra of Hans Hadwiger.
A more recent branch of mathematical morphology in which we will be 
mainly interested, is concerned with picture processing. This branch of study 
appeared in the United States at the beginning of the 1960s as a consequence 
of the N.A.S.A. activities. This field has gained an ever-growing importance 
and popularity, and since 1975, the use of the fundamental morphological 
operations, absent of any significant statistical interpretation, has found a 
wide field of application in science and technology. Today, its scope has 
extended to domains other than satellite imagery, its audience has become 
more international and now is represented by scientific societies such as that 
of pattern recognition.
2.2.2 Basic Features of Mathematical Morphology
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From a general scientific perspective, the word morphology refers to the study 
of form (shape) and structure. The term is used in this sense in biology.
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medicine, geography, and linguistics. In image processing, morphology is the 
name of a specific methodology originated by G. Matheron and J. Serra. The 
term is appropriate because as it will become more clear soon, morphology 
based image analysis makes use of the geometric structure inherent within an 
image.
Mathematical morphology is a branch of mathematics which forms a very 
natural, pleasing, and unique methodology for image analysis. Its uniqueness 
arises from the fact that it has a very distinctly flavored theory and set of 
tools as compared to the other classical methods of image analysis, such as 
those based on Fourier Transform (Frequency Domain) or convolution (Spatial 
Domain) techniques. The purpose of mathematical morphology is not only to 
enhance the images and to recognize their patterns but also to help understand 
the structures; for example to describe quantitatively the shapes or to explain 
the concept of “size” . Thus, it provides a means for describing geometrical 
structures manifested on images. These images, which are either binary or 
gray level images, are respectively in the form of binary or gray tone functions 
in two dimensions.
Mathematical morphology provides an approach which is based on shape, 
for the processing of (digital) images. This, rather interesting methodology of 
mathematical morphology for image analysis, resulted from the introduction 
of the concept of structuring elements. Chosen by the morphologist, these 
structuring elements interact with the (image of the) object under study, 
modifying its shape and reducing it to a sort of caricature which is more 
expressive than the actual initial structure of the object. Appropriately 
used, mathematical morphological operations tend to simplify image data, 
preserving their essential shape characteristics, and eliminating irrelevances. 
This feature of mathematical morphology is extensively used in the defect 
detection algorithms developed in this work.
As the identification of objects, object features, and assembly defects 
correlate directly with shape, it becomes apparent that for these purposes, 
i.e. for the purposes of object or defect identification required in industrial
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vision applications, the operations of mathematical morphology are more useful 
and powerful than the classical convolution operations employed in signal 
processing. Thus the natural processing approach to deal with the machine 
vision recognition process is apparently mathematical morphology since, to 
mention it once more, the morphological operators relate directly to shape.
2.3 Fundamental Definitions of Digital Topology and 
the Adopted Notation
The language of mathematical morphology is that of set theoiy. Sets in 
mathematical morphology represent the shapes which are manifested on binary 
or gray tone images. For example, the set of all the black pixels in a black and 
white image (a binary image) constitutes a complete description of the binary 
image. Sets in Euclidean 2-space may denote foreground regions in binary 
images which are usually characterized by black pixels. (Whereas background 
regions are usually denoted by a set of white pixels.) Sets in Euclidean 3-space 
may denote time varying binary imagery or static gray scale imagery as well 
as binary solids. Sets in higher dimensional spaces may incorporate additional 
image information, like color, or multiple perspective imagery. Mathematical 
morphological transformations apply to sets of any dimensions, those like in 
Euclidean N-space (F^ "^ ), or those like in its discrete or digitized equivalent, 
the set of N-tuples of integers, .
Due to the properties of the underlying problem, we will be mainly 
interested in the shape analysis of the (foreground) objects present on digital 
binary images. For this reason and for the sake of being complete and brief, 
the contents of this section will be kept limited to the related definitions of 
digital binary image topology, and binary morphology. However, although 
stated before, it is worth mentioning as a reminder that the methods and the 
theory of mathematical morphology are by no means limited to digital binary 
image analysis applications.
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2.3.1 Fundamental Definitions of Digital Binary Image 
Topology
As stated before, in the following material we will be mainly concerned with 
set descriptions of digital binary images. For this purpose, on a very general 
setting, we can consider two-dimensional image arrays as a starting point. 
Specifically, we will be interested in two-dimensional binary image arrays, all 
of whose elements have value 0 or 1. The elements of a two-dimensional image 
array (whether binary or gray-scale) are called pixels. To avoid having to 
consider the border of the image array we assume at the moment that the 
array is unbounded in all directions. This final point induces, the previously 
mentioned set description of a digital binary image as follows. We associate 
each pixel, regularly, with the corresponding point in the plane Z “ which 
consists of the ordered two-tuples of integers (x ,y), x ,y  €. Z, where Z denotes 
the set of integers. More clearly, this regular correspondence between the pixels 
(the elements of the two-dimensional image array) and the points in the plane 
Z  ^ is the trivial one between the pairs of indices of the array elements and 
the pairs of integer coordinates of the plane points. Hence, we associate the 
pixel at the row and i^  ^ column of the two-dimensional image array with 
the point having the coordinates (i , j )  in the plane
As a result of this correspondence, we formally define a digital binary image 
as a set A of points of the plane where A C Z  ^ (or more generally A C Z^). 
The elements of Z  ^ (the points in the plane Z'^ ) will be called the pixels of 
the digital binary image (in accordance with the analogy to two-dimensional 
image arrays). In particular, the points in A with value 1 will be called the 
foreground pixels or the black pixels of the image; whereas the points in the 
set Z “^ \ A =  all of which have value 0, will be called the background 
pixels or the white pixels of the image. In the previous statement, the sign 
\ referred to a set subtraction operation and the set A‘^  is the complement 
set of the set A with respect to the (universal) set Z^. We prefer to use the 
names “foreground pixel” and “background pixel” in order to refer to digital 
binary image pixels. We also choose to adopt the convention of denoting the
foregi'ound pixels by black points and the background points by white points, 
unless otherwise stated explicitly. For our case, A will always be a finite set; 
and in this case the digital binary image is said to be finite.
Two pixels in a digital binary image are said to be 8-adjacent if they are 
distinct and each coordinate of one differs from the corresponding coordinate 
of the other by at most 1. More formally, this definition could be stated as 
follows: Let x =  {xi ,X2 ) and y_ =  (¿/1, 7/2) be two pixels in a digital binary 
image. Then, x and y_ are said to be 8-adjacent iff (if and only if) the following 
two conditions are satisfied:
• Х^фух or X2 Ф i/2,
• max[ I -  7/1 I , I :Г2 -  ¿/2 I ] < 1 ·
Similarly, two pixels in a digital binary image are said to be ^-adjacent if they 
are 8-adjacent and differ in at most one of their coordinates. More formally, 
this definition could be stated as follows: Let x_ =  (xi ,X2 ) and y_ =  (¿/1,^2) be 
two pixels in a digital binary image as before. Then, x and £  are said to be 
4-adjacent iff the following two conditions are satisfied:
• Xi^ yi ОГХ2 Ф 7/2,
• \ x i - y i \  +  I 2:2 -  7/2 I < 1·
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In view of the previous two definitions, an 8-neighbor (./-ne/^fièor) of a pixel 
X, is a pixel that is 8-adjacent (4-adjacent) to x. Clearly, for any pixel in a 
digital binary image there are 8 distinct 8-neighbors and 4 distinct 4-neighbors. 
Figures 2.1 and 2.2 show the 8-, and 4-neighbors of a pixel respectively.
A pixel X is said to be 8-adjacent (j-adjacent) to a set of pixels B, if x is 
8-adjacent (4-adjacent) to at least one pixel in B. A set of pixels B  is said to 
be 8-adjacent (j-adjacent) to a pixel x, if at least one pixel in B  is 8-adjacent 
(4-adjacent) to x. A set of pixels B  is said to be 8-adjacent (j-adjacent) to
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• Center pixel.
8-neighbors of the center pixel.
Figure 2.1. 8-neighbors of a pixel.
• Center pixel,
4-neighbors of the center pixel.
Figure 2.2. 4-neighbors of a pixel.
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another set of pixels C, if at least one pixel in B is 8-adjacent (4-adjacent) to 
at least one pixel in C.
We say a set B  of pixels in a digital binary image is 8-connected (4- 
connected) if B  cannot be partitioned into two subsets that are not 8-adjacent 
(4-adjacent) to each other. An 8-component (4-component) of a set of pixels B 
is a non-empty 8-connected (4-connected) subset of B which is not 8-adjacent 
(4-adjacent) to any other pixel in B.
Two foreground pixels in a digital binary image are said to be adjacent if 
they are 8-adjacent, and two background pixels or a background pixel and a 
foreground pixel are said to be adjacent if they are 4-adjacent. The reason for 
using different kinds of adjacency for the foreground and background pixels, is 
to avoid some parado.xes related to the adjacency and connectivity properties 
on digital binary images. (Two of such paradoxes are given in [20].) Hence, we 
assume that, the set A which describes the digital binary image and consists 
of all of the foreground pixels of the image is composed of a finite number of 
8-components, whereas the set which consists of all of the background pixels 
of the image is composed of a finite number of 4-components, with a unique 
infinite 4-component of background pixels. However, in the following material, 
for the sake of simplicity we Avill assume that the set A ‘^  is also a finite set, large 
enough to cover the foreground pixels in a rectangular region of background 
pixels.
The 8-neighborhood (4-neighborhood) of a pixel is a set containing the pixel 
and its 8-neighbors (4-neighbors).
A skeletal element is a foreground pixel that is necessary to maintain the 
8-connectivity of its 8-neighborhood; i.e. changing the pixel to a background 
pixel breaks the 8-connectivity between at least two other foreground pixels 
in the 8-neighborhood. Some examples of skeletal and non-skeletal elements 
are given in Figure 2.3. An n-join is a foreground pixel with n foreground 
8-neighbors; hence, a join can be of order 0 to 8. A T-join is a 3-join whose 
8-neighborhood contains only skeletal elements. Some examples of T-joins are 
given in Figure 2.4.
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Figure 2.3. Examples of skeletal elements.
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9  3-Jolns which are also T-Jolns. 
^  3-Jo1ns which are not T-Jolns. 
Joins of order different than 3.
Figure 2.4. Examples of T-joins.
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2 ,3 ,2  Adopted Notation
Before stating the definitions of the three fundamental binary morphological 
operations of Hit or Miss transformation, dilation, and erosion, for the sake 
of clarity it will be wise to introduce the adopted notation, and use these 
conventions all throughout the following material.
Morphological operations are defined between two sets. In practice, these 
two sets are handled quite differently. The first operand (set A) is considered 
as the image undergoing analysis, while the second operand (set B) is referred 
to as the structuring element, to be thought of as constituting a single shape 
parameter for the specific morphological transformation under consideration.
Thus, consistent with our previous notation, in the following material the 
set A will refer to the image which is a digital binary image defined through the 
set (/1) of all of its (black) foreground pixels residing on the (white) bcickground. 
Also consistent with the previously mentioned convention, the set B  will refer 
to the structuring element. The structuring element in the most general case 
contains three different kinds of pi.xels which can be classified as follows:
1. pixels which should belong to the foreground,
2. pixels which should belong to the background,
3. pixels which are don’t care pixels and thus which may belong either to ' 
the foreground or to the background.
The resultant set of the morphological operation defined on A and B  will be 
denoted by the letter X . This set X  is the resultant digital binary image of 
the morphological operation. Clearly, all of these three sets, namely A, B, and 
X  are subsets of the digitized or discrete equivalent of the two-dimensional 
Euclidean space, namely Z^. The elements of these sets which are called 
pixels and which are in fact points in the plane Z'^  will be denoted by the 
corresponding underlined lower case letters. The notation of the pixels with 
underlined small case letters stresses on the 2-dimensional vector interpretation
of the points in the plane (or equivalently of the pixels in a digital binary 
image) which will be quite useful in the following definitions. Hence, we have 
a E A, b € B, and ^ £ X . In general, it will prove to be quite useful to 
specifically denote the center point of the plane Z ,^ namely the point (0,0). 
This will help to explicitly fix the pixels of an image or a structuring element. 
Unless otherwise stated, we will adopt the convention that the center pixel 
of a structuring element is coincident with the center point of the plane Z^. 
Wherever necessary, the center point of the plane Z  ^will be denoted by a point 
from which two little arrows in the conventional x-axis and y-axis directions, 
emerge.
2.4 Basic Morphological Operations and Some Related 
Fundamental Propositions
In the following subsection, after the statement of some preliminary definitions, 
the three fundamental operations of mathematical morphology namely the Hit 
or Miss Transformation, the Dilation operation, and the Erosion operation will 
be introduced.
2.4.1 Basic Morphological Operations
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The first notion we need in the following definitions, is the vector addition 
of two points in the plane Z “^. Although quite trivial, the definition of this 
operation will be restated here for the sake of being complete.
For every w =  (wi,W2 ) and y_ =  (yi,y2 ) belonging to Z ,^ we define the 
(vector) addition of w and £ as follows:
w + 2/ =  (wi +  yuW2 +  2/2)·
One of the other notions which we will need is the translate of a set in Z “^. 
This operation can be defined as follows: Let H be a subset of Z"^  and let y_ be
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an element of . Then the translate (translation) of the set B  by the point 
(or equivalently the vector) y, is denoted by By and is equal to,
-By =  .Y =  I X =  y +  6, 36 € B } .
Clearly, this definition is the discrete equivalent of the familiar linear 
translation operation in E .^
Now, the definition of the Hit or Miss Transformation which represents the 
hearth of many morphological operations, can be stated.
Hit or Miss Transform ation. The Hit or Miss transformation is basically 
a template matching process. Let A denote a set in Z ,^ representing the 
foreground pi.xels in a digital binary image. Then (the complement set of 
the set A) represents the background pixels. Let B  be another set in the same 
plane, representing the chosen structuring element. Let B  ^ and be two sets 
such that B  ^ C B, B^ C B, and .B^  U B  ^ =  B, (i.e. B  is composed of the two 
subsets B  ^ and B^). Then the Hit or Miss transformation of the set A by the 
set B  (with respect to the given decomposition of B).  is denoted by A 0  B 
and is defined as the set of all points ^ where Bl  is included in A and B j is 
included in A ‘^ . Equivalently,
A 0  B =  X  =  {x\ B l c  A and B l c  A^}.
Clearly, a necessary condition for A 0  B being non-empty is that B  ^fl B  ^ =  0.
An example of the Hit or Miss transformation is given in Figure 2.5. In 
part (a) of this figure, a typical digital binary image of a via on a PCB is given. 
Our aim is to find the total number of the horizontal foreground line segments 
present in this image. For this purpose, we use the structuring element shown 
in part (b) of the same figure. Note that, this structuring element will score 
a hit on the image only at the places where a cross sign is formed on the left 
pixel of the structuring element, and also the annular region on the right pixel 
of the structuring element is filled so as to form a solid circle. Clearly, this 
situation will occur only at the starting point of each horizontal foreground 
line segment. The resultant image of the Hit or Miss transformation of the
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Figure 2.5. Example for Hit or Miss transformation, (a) original image, (b)
the structuring element to be used, (c) result of the transformation.
original image in part (a) with the structuring element in part (b), is given 
in part (c). The number of the foreground pixels in this final image (25), is 
equal to the number of the horizontal foreground line segments present in the 
original image.
Erosion O peration. If is the empty set, then the condition C  
in the definition of the Hit or Miss transformation is always satisfied. This 
particular case of the Hit or Miss transformation is known as the erosion of the 
set A  by the structuring element B and is denoted by A G 5 . Equivalently, 
since B^ =  0, we have B  ^ =  B  and,
A Q B  =  X  = { x \B,<z A].
Thus, the erosion of an image A by a structuring element B  is the set of all 
points X of Z~ for which B translated to x is contained in A.
At this point, it is proper to state an equivalent definition of the erosion 
operation, which will be useful for the construction of a proof of a duality 
relation between the erosion and dilation operations. This duality relation will 
be given in Subsection 2.4.2.
P roposition  1:
A Q  B — C\bsB-^ -b ·
A proof of this proposition is given in [23].
Erosion shrinks (tapers) components. By this, it is meant that if the erosion 
operation is carried far enough, i.e. repeatedly applied a sufficient number 
of times with a suitable structuring element, components may break up or 
disappear completely. Thus, erosion operation may destroy the connectivity 
properties of a digital binary image. This feature of the erosion operation 
is rather important and is in fact extensively used in our defect detection 
algorithms. An example of the erosion operation is given in Figure 2.6. In part 
(a) of this figure, a typical digital binary image captured from a PCB is given. 
This image contains a conductor trace ending in a via. In part (c) of the same 
figure, the image obtained after the erosion of the original image for one time
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Figure 2.6. Example for erosion operation, (a) original image, (b) the
structuring element to be used, (c) the result of the erosion operation.
with the structuring element given in part (b), is shown. Notice the changes 
in the connectivity properties of the image.
D ilation O peration. Dilation is the morphological transformation which 
combines two sets using the vector addition of set elements. Let A and B be 
two sets in as before. Then the dilation of the set A by the structuring 
element B  is denoted by A © 5  and is defined as the set of all possible vector 
sums of pairs of elements, one element coming from A and the other one coming 
from B. Equivalently,
A ® 5  =  X = { s | x  =  a +  6, 3 a €A , 3 6G  B}.
The following two properties of the dilation operation, the proofs of 
which are omitted since they are very straight forward, will be useful in our 
future work. However, the interested reader can find the proofs of these two 
propositions in [23].
P roposition  2: The dilation operation is commutative; i.e.,
A ®  B B ® A.
P roposition  3: The dilation operation is associative; i.e.,
A ®  {B ® C) =  [A ®  B) ® C.
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At this point, it is proper to state an equivalent definition of the dilation 
operation, which will be useful for the construction of a proof of a duality 
relation between the erosion and dilation operations. As mentioned before, 
this duality relation will be given in Subsection 2.4.2.
P roposition  4:
A® B U6gBAfc.
A proof of this proposition is given in [23].
Dilation expands components and fills in details. By this, it is meant 
that if the dilation operation is carried far enough, i.e. repeatedly applied
a sufficient number of times with a suitable structuring element, components 
may merge together, and holes may become filled and thus disappear. Thus, 
dilation operation may destroy the connectivity properties of a digital binary 
image. This feature of the dilation operation is rather important and is in fact 
extensively used in our defect detection algorithms. An example of the dilation 
operation is given in Figure 2.7. In part (a) of this figure, a typical digital 
binary image captured from a PCB is given. This image contains a conductor 
trace ending in a via. In part (c) of the same figure, the image obtained after 
the dilation of the original image for one time with the structuring element 
given in part (b), is shown. Notice the changes in the connectivity properties 
of the image.
In the following subsection, three important properties of the morphological 
operations will be stated. These properties have great practical significance 
related to the implementation of morphological operations on image processing 
hardware.
2.4.2 Three Important Properties of Morphological 
Operations
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Proposition 5: Decomposition of the dilation structuring element ( “Chain 
rule” for dilations).
A 0 (Bi 0 J?2 0 ··· 0 Bn) = ((•••((^  ® -^ i) ® B2) 0 ...) 0 Bn)·
The proof of this equality immediately follows by the iterative use of the 
associative property of the dilation operation on the left hand side of the above 
equation.
This relation is very important since it implies that a large dilation can be 
computed by N successive smaller dilations if the structuring element used for 
dilation can be decomposed into the dilation of N smaller structuring elements.
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Figure 2.7. Example for dilation operation, (a) original image, (b)
structuring element to be used, (c) the result of the dilation operation.
the
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P roposition  6;
A e { B ® c )  =  ( A e B ) e c .
A proof of this proposition is given in [23].
The corollary given below extends this result to structuring elements 
decomposed as the dilation of N structuring elements.
Corollary 1: Decomposition of the erosion structuring element ( “Chain 
rule” for erosions).
A © (Bi © B 2 © ... © Bi\f) =  ((...((A  O B\) Q B2 ) © ...) © B]\f).
The proof of this equality immediately follows by the iterative use of the result 
of Proposition 6 on the left hand side of the above equation.
This relation is as important as the chain rule relation for dilation, because 
it similarly permits a large erosion to be computed by N successive smaller 
erosions if the structuring element used in the erosion operation can be 
decomposed into the dilation of N smaller structuring elements.
Before stating the final proposition of this chapter which establishes a 
duality relation between the erosion and dilation operations, the definition 
for the reflection of a set in will be given. This definition will be used in 
the statement of the duality relation.
Let B C Z “^. The reflection of B  is denoted by B and is defined by,
B =  { x \ x  =  -b ,  3 b e  B} .
Clearly, the reflection occurs about the origin. For this reason, the set B  is 
also referred to as “the symmetrical set of B  with respect to the origin” or “jB 
transpose” in some references in the literature.
P roposition  7: Duality of the Erosion and Dilation Operations.
(A © B y  =  A" © .B.
(In the above equation the sign refers to the usual complementation 
operation.)
Proof:
(A G By = (HbeB A-^y
=
= (Apr
~  ^peS =  A ‘^  Q) B. o
An alternate but more complicated proof of this equality is given in [23].
In particular, for the symmetric (with respect to origin) structuring 
elements B,  i.e. for the structuring elements B  which satisfy B =  B^  the 
duality relation reduces to the following form,
A e  B =  {A^  ^® B ) y
which indicates an alternate way for implementing the erosion operation.
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2.5 Two Fiindamental Morphological Algorithms
A very important morphological operation, which, by the suitable choice of 
the structuring element(s), can be adopted to achieve many different image 
processing algorithms on digital binary images, is called Thinning. In the 
context of morphological operations, thinning can be defined in the following 
way [llj:
Athin B =  A \ [A ®  B).
In the above equation, the signs \ and G refer respectively to the set difference 
operation and the morphological Hit or Miss transformation. As usual, B  is the 
structuring element chosen for thinning. This relation, clearly, results in the 
removal from the set A, of those points for which the structuring element when 
translated to that point fits into the image (or equivalently scores a hit on the 
image). By choosing B  appropriately, many different kinds of transformations 
can be realized on the images. Some typical examples include 8-connected and 
4-connected edge detections, symmetrical (isotropic) thinning, and pruning. 
For our interest, the most important transformations among the possible ones 
are symmetrical thinning and pruning. Next in this chapter, we first introduce
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the symmetrical thinning and then the pruning algorithm that are used in our 
defect detection algorithms.
2.5.1 The Symmetrical Thinning Algorithm
Symmetrical image thinning is a common pre-processing operation in image 
processing. Its goal is to reduce the set of foreground (background) pixels 
to a “skeleton” in a “topology-preserving” manner. To symmetrically thin an 
image, a single structuring element is not sufficient. Instead, a set of structuring 
elements should be used. There are basically two configurations in which the 
symmetrical thinning algorithm can be implemented, [11]. These are known 
as “the cascade realization” and “the parallel realization” of symmetrical 
thinning. It can be proven that there exists no structuring element of size 
less than 4x4 that can be used in the parallel realization of the symmetrical 
thinning algorithm, [11]. For this reason, in our case we preferred to adopt 
the cascade realization of symmetrical thinning. In cascade, the symmetrical 
thinning algorithm is implemented as follows:
Xthin  =  {{...{{XthinTi)thinT2)...)thinTN).
In this equation, referres to the set of the structuring elements to be
used for symmetrical thinning. In our case, we use a set with eight structuring 
elements. Hence, we realize a one step sym m etrical thinning operation 
as follows:
X  thin {T®} =  ((...((A ' thin Ti) thin T2 )...) thin Ts).
These eight structuring elements are given in Figure 2.8. This set of structuring 
elements preserve 8-connectivity. There are also other sets of structuring 
elements, which can be used in conjunction with the cascade realization of 
symmetrical thinning. Two examples of such sets are given in [28], and 
[29]. One main consideration for the reason of choosing the set of structuring 
elements given in Figure 2.8, is the cardinality of the set. Clearly, as the number 
of the structuring elements in the set increases, the realization becomes
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^  Pixel which should belong to foreground.
^  Pixel which should belong to background.
Q  "Don't care" pixel which may belong to 
either foregrouhd or background.
Figure 2.8. Symmetrical thinning structuring elements, (a) for horizontal and 
vertical component thinning, (b) for inclined component and corner thinning.
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less time efficient. The symmetrical thinning process can be repeated until 
no more pixels can be deleted from the image. It can be proven that the 
structuring elements given in Figure 2.8 will thin any finite image down to 
a single pixel wide 8-connected curve in a finite number of steps without 
destroying the topological properties (connectivity properties) of the image, 
[11]. However, in our defect detection algorithms, we do not need to apply 
the symmetrical thinning algorithm until idempotance which requires a large 
number of thinning steps and is therefore certainly time consuming. What we 
do instead, is to reduce the image to a much simpler form, while preserving the 
global characteristics of the components present on the original image, by the 
application of the symmetrical thinning algorithm for a fixed number of times.
The topology-preserving nature of the symmetrical thinning algorithm 
is rather important and is in fact extensively used in our defect detection 
algorithms. An example of the symmetrical thinning algorithm is given in 
Figure 2.9. In part (a) of this figure, a typical digital binary image captured 
from a PCB is given. This image contains a conductor trace ending in a via. 
In part (b) of the same figure, the image obtained after the application of the 
symmetrical thinning algorithm until idempotance, is shown. Notice that no 
changes occurred in the connectivity properties of the original image. Figure 
2.10, shows another example of the symmetrical thinning operation. In part 
(a) of this figure the original image is given. Part (b) of the same figure shows 
the resultant image obtained after the application of 12 steps of symtnetrical 
thinning operation to the original image. Note the “hair” like protrusions which 
occur due to noisy (ragged) edges or occur at the corners after the application 
of the symmetrical thinning algorithm. This is an artifact of the symmetrical 
thinning algorithm we use and it should be avoided by some means, since 
otherwise this artifact may cause some false-alarms in our defect detection 
algorithms. Before going into the details of the second important morphological 
algorithm, namely the pruning algorithm, which is used for compensating the 
above mentioned artifact of our symmetrical thinning algorithm, it will be 
useful to consider another example related to the application of the symmetrical 
thinning algorithm as applied to the background pixels of a digital binary
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Figure 2.9. Example for symmetrical foreground thinning until idempotance,
(a) original image, (b) result of symmetrical thinning until idempotance.
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Figure 2.10. Example for symmetrical foreground thinning, (a) original image,
(b) result of applying 12 steps of symmetrical thinning.
image. Figure 2.11, shows an example of the symmetrical thinning operation, 
this time applied to the background pixels . In part (a) of this figure the 
original image is given. Part (b) of the same figure shows the resultant image 
obtained after the application of 9 steps of symmetrical thinning operation to 
the background pixels of the original image. Note the “hair” like protrusions 
of the background which are analogous to the foreground protrusions of Figure 
2.10.b.
2.5.2 The Pruning Algorithm
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Pruning, as mentioned before, aims to trim the “hair” like protrusions 
formed after the application of the symmetrical thinning operation. These 
protrusions occur either along ragged edges or at the corners, as an artifact 
of our symmetrical thinning algorithm. For the purpose of trimming these 
protrusions, we use the eight structuring elements given in Figure 2.12 in 
accordance with the cascade realization of the thinning algorithm. Formally, 
we let,
A prune {F^} =  {{...{{Atkin Pi) thin P2)·.·) thin Ps)
where {P®} refers to the set of pruning structuring elements given in Figure 
2.12. Figure 2.13, shows an example of the pruning operation. In part (a) of 
this figure the original image is given. Part (b) of the same figure shows the 
resultant image obtained after the application of 12 steps of pruning operation 
to the original image. Note that, the “hair” like protrusions present in the 
original image disappeared after the application of the pruning algorithm. 
Figure 2.14 shows another example of the pruning operation, this time applied 
to the background pixels . In part (a) of this figure the original image is 
given. Part (b) of the same figure shows the resultant image obtained after 
the application of 9 steps of pruning operation to the background pixels of the 
original image. Note that, the “hair” like protrusions of the background which 
are analogous to the foreground protrusions of Figure 2.13.a disappeared after 
the application of the pruning algorithm.
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(a)
(b)
Figure 2.11. Example for symmetrical background thinning, (a) original image,
(b) result of applying 9 steps of symmetrical thinning to background pixels.
CHAPTER 2. MATHEMATICAL MORPHOLOGY AND ITS FUNDAMENTAL DEFINITIONS 47
0 0
0 0
(a)
•
•
• •
® m •
(b)
0  Pixel which should belong to foreground. 
Pixel which should belong to background.
Note: At least one of the two pixels indicated by 
should belong to foreground.
Figure 2.12. Pruning structuring elements.
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Figure 2.13. Example for foreground pruning, (a) original image, (b) result of
applying 12 steps of pruning.
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(a)
(b)
Figure 2.14. Example for background pruning, (a) original image, (b) result of
applying 9 steps of pruning to background pixels.
Chapter 3
System Implementation
3.1 Introduction
In this chapter, the work done for the implementation of a prototype system 
model, will be mentioned. Section 3.2 of this chapter, is devoted to the 
application of morphological transformation techniques to the problem of 
rule based automated visual PCB inspection. Also, in the same section the 
implementation steps of the model system are considered along with a brief 
introduction to the hardware available in our image processing laboratory 
where the prototype system is implemented. In Section 3.3, some detailed 
information is given about the image processor (Imaging Technology Series 
1 5 lTM) ^gg jjj QЦJ. linage processing laboratory. In Section 3.4, the developed 
system programs, their fundamental properties and performances are briefly 
mentioned. Finally, this chapter is concluded with Section 3.5 which considers 
the operation of the system.
50
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3.2 Application of Morphological Techniques to the 
Visual Inspection Problem and the Implementa­
tion of the Prototype System Model
As stated before, for the design and implementation of the automated visual 
PCB inspection system realized in this thesis work, a rule based system using 
morphological image processing algorithms is preferred. The application of 
■rhorphological transformation techniques to the problem of rule based visual 
inspection of printed circuit boards may be considered in three basic steps:
• The first step, which may be named as the “design” step for convenience, 
begins with the initial work for determining and classifying the defects 
to be detected. As stated previously in Chapter 1, in this thesis work 
our main interest is the detection of defects related to the conducting 
structures on PCBs. Hence, the following classification is made for the 
defects those are planned to be detected:
1. Defects related to the violation of the minimum land width 
requirement. This defect group contains all of the defects which 
violate the minimum land width requirement due to either of the 
following two reasons:
— misregistration of through holes or vias on pads,
— intrusions on lands.
2. Defects related to the violation of the minimum spacing requirement , 
between conductor traces, (proximity defects). This defect group 
contains all defects which violate the minimum spacing requirement 
between conductor traces. The defects in this group, can be 
classified into the following three fundamental types:
— local violation,
— sustained violation,
— small area defects (protrusions, gouges, splashes, pinholes, and 
an important subgroup of open circuit defects).
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3. Defects related to the violation of the minimum conductor trace 
width requirement. This defect group contains all of the defects 
which violate the minimum conductor trace width requirement. 
The defects in this group can be classified into the following two 
fundamental types:
— defects which have regular edge features and extend over PCB 
areas which cannot be classified as small areas,
— small area defects (intrusions, scratches, splashes, pinholes, and 
an important subgroup of short circuit defects).
A comment on some possible future work to extend this set of defects to 
be detected, is given in Chapter 5.
After determining and classifying the defects to be detected, the work 
for the formation and formulation of the design rules which govern the 
appearance of different conducting structures on printed circuit boards 
is done. These conducting structures correspond to different foreground 
components on the digital binary image captured from the PCB. The 
design rules mentioned above are in the form of criteria that set such 
physical constraints as the width and clearance (separation) of conductor 
traces. In this phase of the work, we assumed the following rules for 
printed circuit pattern geometry on PCBs:
— Patterns are constructed mainly by conductor traces of arbitrary 
inclinations and widths.
— A minimum and a maxirnum limit exist for conductor trace widths 
and these two limits are common to all conductor traces on the 
PCB.
— A minimum limit exists for conductor trace separations and this 
limit is common to all substrate gaps in between conductor traces.
— Undrilled pads of arbitrary shapes are allowed but if holes (either 
through holes or vias) exist on the PCB, then the lands surrounding 
these holes should be annular, i.e. circular (ring) shaped, and a
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minimum limit exists for the widths of these annular lands where 
this limit is common to all lands on the PCB.
After this work, some algorithms for the conversion of the real-world 
design rules, (such as the minimum conductor trace or land width 
specifications in units of length), to a corresponding set of geometrical 
constraints (each of which could be verified by morphological operations) 
on the binary image, are established.
This step continues with the work for the design of appropriate 
morphological transformation algorithms those are capable of verifying 
the design rules and detecting, locating, and classifying any violations. 
This second part in the design step may equivalently be stated as a study 
for solving the problem “Which (minimal set of) structuring elements 
and which sequence of binary morphological operations should be used 
for detecting, locating, and classifying (identifying) any of the possible 
defects present on the printed circuit board, under the guidance of the 
given design rules?” . The morphological defect detection algorithms 
which are developed in this phase of the work are given in detail in 
Chapter 4. With this final work, the design step is completed.
• The second step, which may be named cis the “implementation” step, 
consists of the work for determining the most time-efficient realizations 
of the predetermined morphological image processing algorithms of the 
design step, where the tools (hardware) to be used for implementation 
and thus their capabilities are fixed. After the determination of the most 
efficient realization methods, a system software is generated for defect 
detection on PCBs. This software makes use of the predetermined most 
efficient realization methods, and applies the developed defect detection 
algorithms to the images of the PCBs to be tested.
In this step, the defect detection algorithms, based on mathematical 
morphology and developed in the design step, are implemented on 
the image processor available in our image processing laboratory, by 
using the most efficient possible method. For the most time-efficient 
realization of these algorithms, we preferred not to use the standard
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software library functions of our image processor which were rather poor 
in speed considerations, but instead we developed special purpose low- 
level code for making use of the real-time processing capabilities of the 
image processor. This method resulted in a very significant increase 
in the speed of the defect detection software. Besides, for realizing the 
morphological algorithms on our image processor which does not support 
a convenient architecture for morphological algorithms, we made use of 
the fastest processing feature of our image processor, namely its real-time 
2-dimensional convolution capability. More detailed information about 
this technique is given in Section 4.8. Also, some detailed information 
about the system software (2 defect detection and 2 utility programs) 
generated in this step is given in Section 3.4 of this chapter.
• The third step, namely the “interpretation” step, consists of the 
performance evaluation of the morphological defect detection algorithms. 
In this step, the false-alarm and defect missing rates of the defect 
detection programs together with their speed are considered.
As for the interpretation step, the verification of both the defect detection 
algorithms and the developed system software is made by the many 
test runs of the software on some sample printed circuit boards and a 
master artwork containing many typical defects. In this way, a prototype 
realization of the rule based visual inspection system is completed in our 
image processing laboratory.
Our image processing laboratory contains the following basic equipment , 
(Figure 3.1):
1. A solid state (CCD), Model TM-560 PULNIX video camera.
2. A (12.5mm ~  75mm ; 1:1.8) No. 30287 COSMICAR TV Zoom lens.
3. An illumination table of BENCHER Industries (used for image capturing 
purposes).
4. A SONY Trinitron video monitor (connected to the image processor).
1. Video camera.
2. Zoom lens.
3. Illumination table.
4. Color video monitor.
5. Host computer.
6. Image processor.
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5. An EPSON PC AX host computer (connected to the image processor 
and available with its keyboard, mouse, and 8042S high resolution RGB 
color monitor).
6. A Series 151 image processor of IMAGING TECHNOLOGY Incorpo­
rated.
3.3 An Overview of the Imaging Technology Series 151 
Image Processor
The Imaging Technology Incorporated Series 151^^ image processor is a high- 
performance modular image processing subsystem. It is a VMEbus-based 
packaged subsystem, which when connected to a host computer, forms a 
powerful workstation for performing image processing and developing image 
processing applications. The Series 151 can be connected to the IBM Personal 
Computer AT or VMEbus-compatible computers. In our image processing 
laboratory, an IBM PC AT standard host computer is used. The Series 
151 image processors are based on the high-performance Series 150 image 
processing modules of Imaging Technology. The Series 150 is a family of 
modules designed to provide a complete image processing subsystem for 
applications requiring real-time image operations on the VMEbus. The Series 
150 distributes the various tasks required of any image processing subsystem to 
separate VMEbus cards according to function. There are six high-performance 
modules in the series, from which an image processing subsystem can be 
composed of:
• The ADI-150 Analog/Digital Interface provides an interface to 
standard RS-170 or CCIR cameras and monitors. The ADI-150 also 
generates all timing signals for the other modules in the subsystem.
• The FB-150 Frame Buffer module provides the typical image storage 
required in a Series 150 subsystem. Each FB-150 contains one 512 x
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512 X 16-bit frame store and two 8-bit frame stores of the same spatial 
resolution.
• The ALU -150 Pipeline Processor is a general-purpose image proces­
sor that performs many commonly used image processing functions and 
performs a significant amount of conditional processing. This module has 
a pipelined architecture enabling real-time operations on images.
• The R TC-150 R eal-T im e Convolver is an accelerator, operating at 
340 MOPS, for performing convolutions on stored images in real time 
with user-defined kernels of sizes 3x3, 4x4 or 16x1.
• The HF-150 H istogram /Feature E xtractor performs, at real-time 
(video rates), either intensity histograms of 10-bit image data or feature 
extraction based on ranges of pixel intensities.
• The IPA-150 Image Processing A ccelerator is a high-speed 
arithmetic processor. The basis for the IPA-150’s computational power is 
the WEITEK XL 8032 32-bit processor also known as the XL processor. 
The IPA-150 also has a 64K by 64-bit program memory and two image 
memories: one with 512 by 512 by 16-bits, and the other one with 
512 by 512 by 32-bits. It also has a 16K by 32-bit coefficient memory 
which provides additional storage. This module is mainly designed for 
enhancing the speed of EFT based image processing algorithms requiring 
floating point operations. Although this module is present in our image 
processor, it is not used by any of the defect detection programs we 
developed.
The image processor in our image processing laboratory contains all of the six 
modules mentioned above. However, only the first five modules, namely ADI- 
150, FB-150, ALU-loO, RTC-150, and HF-150 are used and thus required by 
our defect detection programs.
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3.4 System Software
In the following subsection, the defect detection programs developed in this 
study, will be reviewed. Later in this section, in Subsection .3.4.2, the support 
programs used for illumination and resolution adjustments which are vital for 
the proper operation of the system, will be considered briefly.
3.4.1 Defect Detection Programs
In this thesis work, two programs with names A C P.C  and P C B C P .C , which 
implement the developed mathematical morphology based defect detection 
algorithms on the test images, are generated. These programs are written in 
C programming language, in such a way that the control and status registers 
of the image processor modules are accessed directly by the host computer 
and written to or read accordingly. Although these programs are necessarily 
hardware dependent, the developed defect detection algorithms are very general 
and completely hardware transportable. The general operation principles of 
these two programs can be stated as follows:
• After either of the programs are run, the image processor receives 
composite video data from the camera and digitizes it into a rectangular 
array, 512 pixels wide by 512 pixels high. Each pixel in this array is 
digitized with eight bits so that there are 256 possible gray levels.
• After the first step of image acquisition and digitizing, depending on 
the software that is run, this gray-level digital image is converted into 
either a two level (binary) image or a three level image. The reason for 
this distinction between the two programs, is mentioned briefly in the 
following material.
The defect detection software named ACP.C is capable of verifying the 
design rules related to the minimum conductor trace width requirement 
and also the minimum spacing requirement between conductor traces.
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Thus this program is applicable to the defect detection of printed circuit 
board masks (artworks) and printed circuit boards of which through holes 
and vias are not drilled. The defect detection software named PCBCP.C, 
similar to ACP.C, is capable of verifying the design rules related to 
the minimum conductor trace width requirement and also the minimum 
spacing requirement between conductor traces. Hence, this software is 
applicable to the defect detection of the same type of printed circuit 
board masks and printed circuit boards as ACP.C. But this software has 
a very important additional feature which makes it applicable also to the 
defect detection of printed circuit boards of which through holes and vias 
are drilled and which have annular lands. Since the lands around the 
through holes and vias are subject to different design rules as compared 
to the conductor traces -for example, minimum land width requirement 
around a drilled hole in a pad is different (usually less) than the minimum 
trace width requirement- the holes (through holes and vias) and the 
surrounding annular lands should be removed from the image before 
applying the design rule checking algorithms related to the conductor 
traces. Similarly, the conductor traces should be removed from the image 
before applying the design rule checking algorithm related to the lands.
In this way, certain false alarms which otherwise will have raised due 
to the application of irrelevant design rule checking algorithms to some 
components, are avoided. For this purpose, the positions of the holes are 
required to be determined on (or related information must be extracted 
from) the original test image. The software named PCBCP.C, for the, 
purpose of removing the through holes and vias with their surrounding 
lands from the image, converts the digitized gray-level output image of 
the previous (first) step, into a 3 level digital image by appropriately 
thresholding this image. In this 3 level image, the positions of the holes 
are highlighted by the brightest circular spots. Then, the holes and their 
surrounding lands are removed from the original image and two new 
binary images, one containing only the conductor traces and the other 
containing only the lands, are generated. The details of this algorithm are 
given in Chapter 4. Afterwards, the software PCBCP.C applies the defect
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detection algorithm related to the minimum land width requirement to 
the subimage containing only the lands. The detailed information about 
this algorithm is also given in Chapter 4. Since the software ACP.C is 
not used for printed circuit boards with drilled holes, this software does 
not attempt to remove holes and lands from the image, so in this software 
the digitized gray level output image of the first step is directly converted 
into a two level (binary) image by appropriately thresholding the original 
image.
From this point on, the two defect detection software work in a completely 
similar fashion and both apply the defect detection algorithms related to 
the conductor traces, to the test image. (Here the software ACP.C uses 
its binary image and the software PCBCP.C uses the subimage which 
contains only the conductor traces, as their input images.) The detailed 
information about the two algorithms, verifying the design rules related 
to the minimum conductor trace width requirement and the minimum 
conductor spacing requirement, are both given in Chapter 4.
Inspection results are then utilized to indicate the defect locations to the 
operator. This is achieved by highlighting the defective spots by suitably 
colored square shaped frames on the video monitor which carries the 
gray level image of the PCB area where defect detection is made. In this 
manner, the final decision as to the seriousness of the detected defects is 
left to the human operator.
The speed of the defect detection programs are in general a function of the 
number of detected defects. The reason for this dependence is the processing 
of the defective locations (after their detection) for the purpose of suitably 
highlighting them with some colored encircling frames. In order to achieve this 
and in order not to alter the clarity of the image, the defective locations are 
sorted with respect to their image coordinates and only one colored frame is 
drawn for a group of defects, placed close together on the image. This makes 
it easier to analyze the defects, which otherwise will probably be covered with 
some colored frame edges. But still, the time requirements for a single run of 
both programs on a defect free image, and also the typical time requirements
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for a single run of both programs on a typical defective image can be stated as 
follows:
Run-time for a Typical run-time
defect-free for a defective
Software name image image
ACP.C ~  0 seconds ~  6 seconds
PCBCP.C ~  9 seconds ~  10 seconds
Table 3.1. Typical run-times for defect detection programs.
The approximate difference of 4 seconds between the run-times of the two 
defect detection software is not only due to the hole removing, and land width 
verifying algorithms. In case of printed circuit board inspections realized by 
the software named PCBCP.C, we had difficulty with capturing a good image 
due to some problems related to the synchronization of the camera and the 
image processor and also to the thresholding used for gray-level to 3 level 
image conversion. These problems showed up by causing very noisy edges 
especially at the top portion of the image and around the holes where the pixel 
intensities change in a very rapid manner (with respect to spatial coordinates). 
In order to avoid these noisy edges, we performed an 8 frame averaging on 
3 level images followed by a hard decision. This improved the quality of the 
captured images, and avoided the false alarms caused by the above mentioned 
noise effects, to a great extent. This process of frame averaging and hard 
decision also contributed to the speed of the software PCBCP.C and caused it 
take a longer time for a single run as compared to the software ACP.C.
An important point which determines the real speed of these two defect 
detection programs in industrial applications is the PCB area which can be 
checked against defects in a single run of each software. This point fixes the 
net throughput of each software. Clearly, the PCB area which can be checked 
against defects is a function of the resolution of the images captured from the 
PCBs. A general rule of thumb related to this resolution adjustment states that
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“In general, for the proper operation of the defect detection algorithms, the 
PCB should be imaged at such a resolution that enables the nominal width 
of the thinnest conductor trace, be represented by 10 pixels vertically.” Of 
course this resolution adjustment is also dependent on the sizes of the smallest 
defects to be detected. This suggests the representation of the smallest defect 
width with at least one pixel. Hence, in general on PCBs with larger printed 
circuit features the two defect detection software perform the defect detection 
task more quickly. For the sample printed circuit boards we used for test 
purposes, the resolution adjusted according to the above mentioned rule of 
thumb resulted that for each run of the defect detection programs, a PCB 
portion of dimensions 11mm (vertical) x 16mm (horizontal), and hence of area 
1.76cm^ can be checked against defects.
3.4.2 Utility Programs
In the implementation step, two support programs for the resolution and 
illumination adjustments are also developed. Clearly, the resolution adjustment 
is of utmost importance, since the developed morphological algorithms are 
inherently dependent on the resolution through the sizes of the structuring 
elements they employ. However, by proper adjustments in the structuring 
element sizes, the developed morphological algorithms can be applied to 
any defect detection task, performed at arbitrary resolution levels. Also, 
the illumination conditions are of very great importance, since the proper 
working of this system is dependent on the quality of the input image to the 
system which is supposed to carry all of the related shape dependent defect 
information. If somehow the defect information in the form of some shape 
features is lost during image capturing due to improper illumination conditions, 
then the system will not be able to detect these defects. These two programs 
which are named IS.C and lA.C enable the operator make the resolution and 
illumination adjustments in an interactive manner.
The software named IS.C, is basically used for illumination and binarizing 
threshold adjustments. In this software, the gain and level parameters of the
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ADI-150 module (which digitizes the incoming composite analog video signal), 
and also the binarizing LUT threshold value can be adjusted interactively by 
the user. This program generates a digital binary output image file. This image 
file is used as an input by the second software named lA.C which enables the 
user perform vertical and horizontal distance measurements on this image. So, 
this second software is used for resolution adjustments.
3.5 Running the System
As mentioned before, a prototype of the automated visual PCB inspection 
system is implemented in our image processing laboratory. The fundamental 
distinction between our model system and one of its probable industrial versions 
is the lack of an x-y table in our system. Such an x-y table enables the 
automatic precise displacement of the PCB under the camera in real time 
operation of the system. In the following content of this section, the operation 
of our model system will be described. The extensions of these operation 
principles so as to take into account a system model in which an x-y table is 
used are straightforward; so they will not be mentioned here.
Before putting the system into operation, as a first step, the full system 
hardware should be properly set up and all of the necessary interconnections 
between hardware units should be made. The minimal system hardware exactly 
consists of the items mentioned in Section 3.2 as the basic equipment of our 
image processing laboratory. Also as mentioned before, the image processor , 
unit should at least contain the modules ADI-150, FB-150, ALU-150, RTC-150, 
and HF-150. After properly interfacing these hardware units, the presence of 
the necessary software in the host computer should be verified. The necessary 
software is listed below along with some comments on the use of each:
1. System software
• Defect detection programs 
(a) ACP.C
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(b) PCBCP.C
• Utility (Illumination and resolution adjustment) programs
(a) IS.C (Illumination adjustment)
(b) lA.C (Resolution adjustment)
2. Host computer operating system: DOS 3.1 or later versions.
3. Imaging Technology Incorporated ITEX 151 Library
This unit is a software library which contains an extensive set of ready- 
to-use low and high level functions developed for image processing 
applications on the Series 151 image processors. This software package is 
essential for the operation of the developed system programs. The related 
specific information about the model of this software which is used in our 
image processing laboratory, is given below:
• Name: itxl50ml.lib
• Compiler: Microsoft C
• Data model: Large
• Code model: Large
4. Wordstar (Version 4.0)
This word processor program is used for making the necessary changes 
on the source code of the system software.
5. Microsoft C Compiler (Version 4.0)
This C language compiler is the one that should be used with the ' 
previously mentioned software library itxl50ml.lib. It is used for re­
compiling the system software after making some necessary changes on 
its source code.
After the installation of the above mentioned programs into the host 
computer, and before operating the system, the illumination and resolution 
adjustments of the system should be made. For this purpose, the system is 
turned on, and the utility software named IS.C is run. A PCB is placed on
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the illumination table under the camera. By varying the lens adjustments 
(diaphragm opening, zoom factor, focal length) manually, and the gain and 
level parameters of the ADI-150 module and the binarizing LUT threshold 
value with the help of the program, a digital binary PCB image of the desired 
quality is obtained on the video monitor. Afterwards, this binary image is 
captured and saved as an image file and the program execution halts. Then, 
the utility software lA.C is run, and the system operator (or user) performs 
the necessary distance measurements on the output image of the program 
IS.C, so as to check the resolution level. For this purpose, he makes use of 
the menu-driven options of the program lA.C. If the nominal width of the 
thinnest conductor trace is represented by 10 pixels vertically or 7 pixels 
horizontally (the reason of this difference will be mentioned in Section 4.2) 
then the resolution level adjustment is completed, and the system operator 
halts the execution of the program lA.C. However, if the above mentioned 
resolution requirement is not satisfied, then the operator runs the program 
IS.C again, and this time, by varying only the relative camera altitude with 
respect to the PCB, the zoom factor and the focal length of the lens, (and by 
keeping the diaphragm opening of the lens, the ADI-150 module gain and level 
parameters, and the binarizing LUT threshold value constant as determined 
by the previous run of this program), he tries to capture a binary image which 
meets the given resolution requirements. He checks this, by using the software 
named lA.C, again. The operator repeats this process until the necessary 
resolution level is reached. As a result of this illumination and resolution 
adjustment procedure, the system is ready to perform the defect detection task. 
For this purpose, the operator runs either of the two defect detection programs 
(ACP.C or PCBCP.C), depending on the previously mentioned features of the 
PCB or PCB mask (artwork) to be checked against defects. Immediately after 
the program ACP.C or PCBCP.C is run, respectively, a binary or a three level 
PCB image is displayed on the video monitor. The displayed PCB image 
corresponds to the PCB area from which the video camera grabs image. Then 
the system operator moves the PCB until he sees on the video monitor, the 
PCB area on which he wants the system perform defect detection. When this 
placement process is finished, the operator presses any key on the keyboard of
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the host computer and the defect detection program captures a digital binary 
or three level image and begins applying the defect detection algorithms to 
this image. At the end of the typical software run-times (given in Subsection 
3.4.1), the defect detection programs halt. As an output, both of the defect 
detection programs display a gray level image of the PCB area on which defect 
detection task is carried out. Also, if there are detected defects on this PCB 
area, both programs highlight the defective locations by encirchng them with 
suitably colored square shaped frames. The software ACP.C uses red colored 
frames for minimum conductor width and minimum conductor spacing defects, 
whereas the software PCBCP.C uses red colored frames for minimum land 
width defects and green colored frames for minimum conductor width and 
minimum conductor spacing defects. If there are defects, the operator makes 
the final decision as to the seriousness of the detected defects after analyzing 
the gray level PCB image on the video monitor. If there are fatal defects on 
the PCB, then the board is discarded, but if the detected defects are such that 
they do not avoid the proper functioning of the PCB then the operator goes on 
with the defect detection of the PCB, by running the defect detection program 
on a different portion of the PCB.
Chapter 4
Defect Detection Algorithms
4.1 Introduction
In general, after the application of defect-detecting morphological transforma­
tions to the test image, where these transformations are designed so as to reduce 
certain classes of defects to some corresponding symptoms, a comparison step 
is required before the detection process is completed. This comparison step 
may typically be in the form of the comparison of two feature lists, one derived 
from the ideal sample and the other from the product under test. The main 
contribution of this work to the solution of the visual inspection problem of 
PCBs is in the elimination of this time consuming comparison step which is 
required in most of the similar applications [10],[11],[26]. Our approach avoids 
the need for such a comparison step in the detection process of three major , 
types of defects, namely,
1. defects violating the minimum land width requirement,
2. defects violating the minimum conductor trace width requirement,
3. defects violating the minimum spacing requirement between conductor 
traces.
67
CHAPTER 4. DEFECT DETECTION ALGORITHMS 68
The comparison step is avoided by transforming the test image in such a way 
that it is possible to detect only the defective places at which after some 
appropriate processing, new symptomatic features implying certain defects are 
formed. As will be seen, the output image of each defect detection algorithm 
given in this chapter, contain foreground pixels only at the defective locations 
but nowhere else. For this reason, apart from the detection of the defects 
without the need of a comparison step, the locations of the defects can also be 
easily be determined which otherwise might have required another comparison 
step.
In the following content of this chapter, first of all in Section 4.2, 
the isotropic dilation and erosion structuring elements for the case of a 
rectangularly sampled digital (binary) image with different horizontal and 
vertical sampling periods are considered. Then, in Section 4.3, the algorithm 
which we proposed for removing the holes and the lands surrounding these 
holes from the digital binary image is given. In Sections 4.4 and 4.5, the 
two algorithms we proposed respectively for the verification of the minimum 
conductor spacing and the minimum conductor trace width requirements are 
stated. Then, in Section 4.6, the algorithm we proposed for verifying the 
minimum land width requirement is given. This algorithm is in fact a special 
case of the algorithm stated in Section 4.5 for verifying the minimum conductor 
trace width requirement. All of the above mentioned algorithms we proposed 
are implemented on our image processor and work very well. In particular, the 
two algorithms stated in Sections 4.3 and 4.6 are used in the defect detection 
software named PCBCP.C. However, the two algorithms of Sections 4.4 and 4.5 
are not employed in either of the two defect detection programs we developed, 
since a more time-efficient algorithm is designed to supersede them. This 
algorithm is obtained by suitably modifying the algorithm given in [12]; so as to 
fit the hardware structure of our image processor for its implementation. The 
related details of this modified algorithm are given in Section 4.7. Finally, this 
chapter will be concluded with Section 4.8 which contains a brief statement 
of the procedure for implementing the morphological operations by using 2 
dimensional (2-D) convolutions followed by a table lookup operation.
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4.2 Isotropic Dilation and Erosion Structuring Ele­
ments for Rectangularly Sampled Images with Dif­
ferent Horizontal and Vertical Sampling Periods
Consider the problem of checking for a minimum width requirement on 
the foreground components of a binary image in the plane namely the 
Euclidean 2-space. Clearly, this mentioned image is an analog binary image. 
Assume that this binary image consists of some foreground stripes (traces) 
of various inclinations and widths and also assume that the minimum width 
requirement is common for all these stripes. A trivial and intuitively satisfying 
approach for the solution of this problem is to check for the enclosure (fitting) of 
a circular foreground component into each of these stripes where the diameter of 
this circular component is taken to be equal to the required minimum width. 
The isotropic structure of the circle enables the use of a single foreground 
component for checking a given common width requirement on all foreground 
stripes of arbitrary inclinations. This situation is depicted in the illustration 
given in Figure 4.1.
Figure 4.1. Checking for a common minimum width requirement on the 
foreground components of an analog binary image.
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Now, for the solution of a similar problem on a digital binary image 
(obtained either by uniformly sampling an analog binary image on a square grid 
or by first uniformly sampling an analog gray level image on a square grid and 
then quantizing and thresholding the gray levels), one can immediately consider 
the analogous method in the discrete 2-space, which we refer to as Thus, 
the problem is reduced to the discrete approximation of a circular structure of 
a given diameter. However in this case, the dimensions (length and width) of a 
pixel which is used as the smallest building block for this discrete approximation 
are not arbitrary but fixed as implied by the resolution requirement mentioned 
in Section 3.4. Also, since in most of the hardware implementations of 
morphological operations the maximum size of a structuring element that 
can be used is fixed, another very important consideration in deciding on the 
discrete approximation of a circular structuring element is the possibility of 
being able to decompose the structuring element into smaller ones (as the 
dilation of these smaller structuring elements). A procedure proposed in [10] 
guarantees such a decomposition and yields quite good discrete approximations 
to circular structures. This procedure generates discrete approximations of 
circular structures which have an odd number of pixels as their diameter. In 
this procedure, the discrete approximation to the circular structure of diameter 
3 pixels is taken to be the structuring element given in Figure 4.2.a. For 
generating discrete approximations to circular structures with larger diameters, 
the procedure starts with the structuring element shown in Figure 4.2.b, and 
dilates this structuring element with the structuring element given in Figure 
4.3.a. The result of this operation yields the structuring element given in 
Figure 4.2.c, which is the desired discrete approximation to a circular structure 
of diameter 5 pixels. Then, for the generation of a discrete approximation to a 
circular structure of diameter 7 pixels, the structuring element of Figure 4.2.c 
is dilated by the structuring element given in Figure 4.3.b. The result of this 
dilation operation, thus the discrete approximation of a circular structuring 
element with a diameter of 7 pixels is shown in Figure 4.2.d. The procedure is 
continued by the use of the structuring elements given in Figure 4.3, parts (a) 
and (b), alternately for the dilation of the previous structuring element with 
diameter 2n -|-1 so as to get the next discrete circle approximation with
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Figure 4.2. Discrete approximations to circular structures, (a),(c),(d),(e) 
discrete approximations to circular structures with diameters 3,5,7, and 9 pixels 
respectively, (b) the structuring element used initially by the algorithm of 
Section 4.2.
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Figure 4.2. continued.
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Figure 4.3. The structuring elements used by the algorithm of Section 4.2 
to generate discrete approximations to circular structures with diameters 
corresponding to an odd number of pixels.
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Figure 4.4. The structuring element used by the algorithm of Section 4.2 
to generate discrete approximations to circular structures with diameters 
corresponding to an even number of pixels.
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diameter 2(n +  1) +  1. For example in Figure 4.2.e the discrete approximation 
to a circular structure with diameter 9 pixels is shown. Clearly, by the 
construction of this procedure, the decomposition of an arbitrary sized circular 
structuring element into a dilation of 3x3 sized structuring elements is 
guaranteed. For the sake of being complete, we will supply a procedure for 
extending this algorithm so as to take into account the cases where discrete 
circle approximations with diameters corresponding to an even number of 
pixels are required. Let’s assume that a discrete approximation to a circle 
with a diameter corresponding to n pixels, where n is an even integer, is 
required. For this purpose, we first generate the discrete approximation of 
the circle with a diameter of n — 1 pixels using the above given procedure. 
We then dilate this structuring element with the structuring element given in 
Figure 4.4. This gives us the desired structuring element which constitutes 
a discrete approximation of the circle with diameter n pixels. It should be 
noted that, as the diameters of the circular structures increase, the discrete 
approximations to these circular structures generated by the above given 
algorithm become poorer. There may be better discrete approximations to 
these circular structures which are also decomposable into the dilation of a set 
of 3x3 sized structuring elements. However, in the PCB inspection problem, 
the diameters of the circular structures needed typically do not exceed 11 pixels 
so that the above mentioned algorithm yields very good approximations and 
thus is very useful, indeed.
The figure of merit for the goodness of a discrete approximation of a circle, 
in this context, is basically the difference between the radius of the circle and 
the distances from the center of the structuring element to the edges of the 
structuring element in all directions. Some useful measures for this quantity 
can be defined. For example, the above mentioned differences can be summed 
absolutely at a finite number of samples of the plane polar angle 0. However, 
for the case of structuring elements whose diameters do not exceed 11 pixels, 
the explicit calculation of the above given figure of merit is not necessary at 
all, and visual inspection along with the decomposability condition uniquely 
fixes the desired best discrete approximation to the circle.
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In our case, the situation is a little more complicated. Due to the physical 
structure of the CCD video camera and the image processor we use in our 
system, the analog images are sampled on a uniform array of rectangular 
(rather than square) shaped grid structure. This causes a difference between 
the horizontal and vertical sampling periods, characterized by the ratio,
^  ^  3
5'. 2 ’
where Sh and 5',, respectively refer to the horizontal and vertical sampling 
periods. When such a rectangularly sampled image is viewed on a grid of 
square pixels, a deformation in the visual appearance of the image results. This 
deformation is characterized by an effect which causes the image seem to be 
compressed in the horizontal direction. Due to this reason, the morphological 
structuring elements used for isotropic (homogeneous) dilation and erosion 
operations should be chosen accordingly. It requires a very small amount of 
algebraic manuplation to show that upon the scaling of the horizontal axis by 
a constant other than unity, an originally circular structure in the plane is 
transformed into an ellipse. This indicates that for checking a common width 
requirement in all inclinations on a rectangularly sampled image, the isotropic 
structure to be used is an ellipse. So, our essential problem is generating 
discrete approximations of elliptic structures. Again, the necessity of being 
able to decompose the discrete ellipse approximations into a dilation of smaller 
structuring elements is present, and this time the situation is restricted as 
before since our image processor supports the use of symmetric kernels of 
maximum size 3x3. For the degree of similarity between the ideal elliptic 
structure and its discrete approximation, again a similar figure of merit to the ' 
previously mentioned one can be used. Taking these two points into account, we 
formed two discrete approximations to two elliptic structuring elements which 
we needed in our defect detection algorithms. In Figure 4.5.a, the structuring 
element which will be used as the discrete approximation of an ellipse with 
major and minor axis lengths corresponding respectively to 9 and 7 pixels is 
shown. The major and minor axes of this elliptic structure are coincident 
with the vertical and horizontal axes, respectively. In this case, although 
9 X (2/3) =  6, in order to generate a symmetrical structuring element, we 
decided to take the horizontal (minor) axis length to be equal to 7 pixels.
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Figure 4.5. A discrete approximation to an elliptic structure, (a) the 
structuring element, (b) decomposition of the structuring element.
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In part (b) of the same figure, the decomposition of the structuring element 
given in part (a), into a dilation of size 3x3 structuring elements is indicated. 
In Figure 4.6.a, the structuring element which will be used as the discrete 
approximation of an ellipse with major and minor axis lengths corresponding 
respectively to 7 and 7 x (2/3) =  5 pixels is shown. Again, the major and minor 
axes of this elliptic structure are coincident with the vertical and horizontal 
axes, respectively. Similarly, in part (b) of the same figure, the decomposition 
of this structuring element into the dilation of size 3x3 structuring elements is 
shown.
4.3 The Algorithm Used for Removing the Holes and 
Their Surrounding Lands from the Digital Image
This algorithm is used by the defect detection software named PCBCP.C, 
to remove the holes and the annular lands surrounding the holes from the 
image and thus generate two binary subimages, one containing only the 
conductor traces and the other containing only the annular lands. This 
enables us apply only the relevant defect detection algorithms to the conducting 
structures present on the image and thus avoid false alarms due to the improper 
application of some defect detection algorithms to printed circuit features. This 
algorithm works as follows:
1. A 3 level digital image is captured from the PCB (Figure 4.7.a). In this 
image,
• the pixels of value equal to 0, have a medium gray level, and indicate 
the substrate;
• the pixels of value equal to 1, have black color, and indicate the 
conducting structures (conductor traces, pads, or lands around 
drilled holes);
• the pixels of value equal to 2, have white color, and indicate the 
places where the holes (either through holes or vias) are drilled.
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Figure 4.6. Another discrete approximation to an elliptic structure, (a) the 
structuring element, (b) decomposition of the structuring element.
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Figure 4.7. Example for the algorithm of Section 4.3.
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Figure 4.7. continued.
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Figure 4.7. continued.
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2. The following look-up table (LUT) transformation is applied to the three 
level image given in Figure 4.7.a.
0 0 
1 - >  0 
2 ^  1
As a result of this transformation, a binary (2 level) image is obtained. 
This binary image (Figure 4.7.b) contains foreground components only 
at the places where there are holes in the original image.
3. The binary image of Figure 4.7.b is dilated 5 times with the structuring 
element given in Figure 4.5.a. The purpose of this operation is to enlarge 
the foreground components corresponding to the hole locations, so as 
to also cover the lands surrounding them. The output image of this 
operation is shown in Figure 4.7.c.
4. The following look-up table (LUT) transformation is applied to the 
original three level image given in Figure 4.7.a.
0 0 
1 ^  1 
2 - >  0
As a result of this transformation, a binary (2 level) image is obtained. 
This binary image (Figure 4.7.d), contains foreground components only 
at the places where there are conducting structures (conductor traces, 
pads, or lands around drilled holes) in the original image.
5. A logical AND operation is performed between the images of Figure 4.7.c 
and Figure 4.7.d. As a result of this operation another binary image is 
obtained (Figure 4.7.e). This binary image contains only the foreground 
components of the binary image of Figure 4.7.d, that lie within the 
foreground components of the binary image of Figure 4.7.c. As it is 
clear from Figure 4.7.e, this image contains only the lands of the original 
image as its foreground components. This image is saved by the image 
processor for later use.
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6. A logical EX-OR operation is performed between the images of Figure
4.7. d and Figure 4.7.e. This corresponds to the subtraction of the binary 
image of Figure 4.7.e from the binary image of Figure 4.7.d. As a result 
of this operation, another binary image is obtained (Figure 4.7.f). This 
binary image contains only the foreground components of the binary 
image of Figure 4.7.d, that are not present in the binary image of Figure
4.7. e. As it is clear from Figure 4.7.f, this image contains only the 
conductor traces of the original image, as its foreground components. 
This image is also saved by the image processor for later use.
4.4 The Algorithm for Verifying the Minimum Con­
ductor Spacing Requirement
In this section, the algorithm we proposed for the detection of the violations of 
the m in im u m  spacing requirement between conducting structures is explained 
along with some illustrations. This algorithm can also detect protrusions, 
gouges, splashes, and open circuit defects along conductor traces if they violate 
the minimum spacing requirement between conducting structures. Open circuit 
defects of this nature form an important subgroup of all open circuit faults that 
can be met on a PCB. This algorithm is also capable of detecting pinholes on 
conducting structures. The related images are taken during a sample run of 
this algorithm on a PCB mask. The algorithm works as follows:
1. The original PCB test image (Figure 4.8.a) to be checked against defects 
is dilated once by the structuring element given in Figure 4.5.a. This 
structuring element is adjusted so that new foreground connections 
between neighboring conducting structures are formed only at those 
places where the design rule related to the minimum spacing requirement 
between conducting structures is violated. These new connections 
constitute the symptomatic features induced only at the defective places. 
The resultant image obtained after the dilation operation is given in 
Figure 4.8.b. Notice that, the gaps along the conductor traces in the
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Figure 4.8. FiXample for the algorithm of Section 4.4.
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Figure 4.8. continued.
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Figure 4.8. continued.
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original image, corresponding to the locations of open circuit defects, are 
filled after the dilation operation.
2. The image given in Figure 4.8.b is symmetrically thinned 7 times, so 
that a more simple but equivalent representation of the image (in terms 
of the connectivity and symptomatic properties) is obtained (Figure
4.8.c). Thus, the defect symptoms with some changes in their shapes 
are preserved in this operation. The aim of this step is to reduce 
the foreground pixels of the image in Figure 4.8.b, to a subset of the 
foreground pixels of the original image except for the symptom pixels 
which are certainly not present in the original image. As a result of this 
step, the foreground pixels in Figure 4.8.C can be partitioned into exactly 
two sets, one set being a subset of the foreground pixels present in the 
original image, and the other set being composed only of symptom pixels. 
This point will later enable us to detect only the symptom pixels.
3. The image given in Figure 4.8.c is pruned 7 times, so that possible 
false alarms due to “hair” like protrusions which occur at the corners or 
along the noisy edges after the application of the symmetrical thinning 
operation are avoided. The pruning operation in this step should be 
repeated a number of times equal to the symmetrical thinning amount 
for being effective. The resultant image of this step is given in Figure
4.8.d.
4. A logical OR operation is performed between the images of Figure 4.8.a 
and Figure 4.8.d. This corresponds to taking the union of the foreground 
pixels of the original test image and of the image given in Figure 4.8.d. 
Thus, a binary image is obtained which is essentially the same as the 
original image with the only difference being the inclusion of the new 
symptomatic foreground pixels to the original image. The resultant image 
of this operation is given in Figure 4.8.e.
5. A logical EX-OR operation is performed between the images of Figure
4.8.a and Figure 4.8.e. This corresponds to the subtraction of the original 
image from the image of Figure 4.8.e. The resultant image of this
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operation is shown in Figure 4.8.f. The foreground pixels present in this 
final image are only the symptomatic pixels. Hence, the foreground pixels 
in the final image (Figure 4.8.f) show the positions of the defects related 
to the violation of the minimum spacing requirement between conducting 
structures. In this way a direct implication of only the defective places 
is obtained.
4.5 The Algorithm for Verifying the Minimum Con­
ductor Trace Width Requirement
In this section, the algorithm we proposed for the detection of the violations of 
the minimum conductor trace width requirement is explained along with some 
illustrations. This algorithm can also detect intrusions, scratches, pinholes, 
and short circuit defects between conductor traces if they violate the minimum 
conductor trace width requirement. Short circuit defects of this nature form an 
important subgroup of all short circuit faults that can be met on a PCB. This 
algorithm is also capable of detecting conductor splashes on the substrate. For 
detecting minimum conductor trace width violations, we apply the algorithm 
given in Section 4.4 to the background of the test images with appropriate 
(parameter) changes in the algorithm (which covers the structuring element, 
and the number of symmetrical thinning and pruning operations), since the 
minimum conductor trace width in the original image can be interpreted as the 
minimum spacing requirement between the substrate (base material) traces in - 
the complementary image (i.e. when the background pixels are considered as 
foreground pixels). The related images are taken during a sample run of this 
algorithm on a PCB mask. The algorithm works as follows:
1. The original PCB test image (Figure 4.9.a) to be checked against defects 
is eroded once by the structuring element given in Figure 4.6.a. Since 
this structuring element is symmetric with respect to the origin the 
above mentioned erosion operation is equivalent to the dilation of the 
background with the same structuring element. This structuring element
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Figure 4.9. Example for the algorithm of Section 4.5.
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Figure 4.9. coTiti.Quecl.
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Figure 4.9. continued.
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is adjusted so that new breaks along the conductor traces are formed 
only at those places where the design rule related to the m in im u m  
conductor trace width requirement is violated. Note that, new breaks 
(disconnections) in the foreground formed along the conductor traces 
at the defective locations are equivalent to new connections in the 
background formed between the substrate traces on the two sides of the 
defective conductor traces. These new connections in the background (or 
equivalently new breaks in the foreground) constitute the symptomatic 
features induced only at the defective places. The resultant image 
obtained after the erosion operation is given in Figure 4.9.b. Notice 
that, the thinned down region along the conductor trace in the original 
image, corresponding to the location of a defect violating the m in im u m  
conductor width requirement, is broken after the erosion operation.
2. The background pixels of the image given in Figure 4.9.b is symmetrically 
thinned 6 times, so that a more simple but equivalent representation of 
the image (in terms of the connectivity and symptomatic properties) is 
obtained (Figure 4.9.c). Thus, the defect symptoms which are in the 
form of connections in the background between the substrate traces on 
the two sides of the defective conductor traces, (or equivalently in the 
form of disconnections in the foreground along the defective conductor 
traces) with some changes in their shapes, are preserved in this operation. 
The aim of this step is to reduce the background pixels of the image in 
Figure 4.9.b to a subset of the background pixels of the original image 
except for the symptom pixels which are certainly not present in the 
original image. As a result of this step, the background pixels in Figure
4.9.c can be partitioned into exactly two sets, one set being a subset of 
the background pixels present in the original image, and the other set 
being composed only of symptom pixels. This point will later enable us 
to detect only the symptom pixels.
3. The background pixels of the image given in Figure 4.9.c is pruned 6 
times, so that, possible false alarms due to “hair” like protrusions in the 
background which occur at the corners or along the noisy edges after
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the application of the symmetrical thinning operation are avoided. The 
pruning operation in this step should be repeated a number of times equal 
to the symmetrical thinning amount for being effective. The resultant 
image of this step is given in Figure 4.9.d.
4. By an exactly similar reasoning to the algorithm of Section 4.4, in this 
step we have to take the union of the background pixels of the original 
image and the background pixels of the image given in Figure 4.9.d. For 
this reason a logical AND operation is performed between the images of 
Figure 4.9.a and Figure 4.9.d. Since the background pixels have value 
0, this corresponds to taking the union of the background pixels of the 
original test image and of the image given in Figure 4.9.d. Thus, a 
binary image is obtained which is essentially the same as the original 
image with the only difference being the inclusion of the new symptomatic 
background pixels to the original image. The resultant image of this 
operation is given in Figure 4.9.e.
5. A logical EX-OR operation is performed between the images of Figure
4.9.a and Figure 4.9.e. This corresponds to the subtraction of the original 
image from the image of Figure 4.9.e. The resultant image of this 
operation is shown in Figure 4.9.f. Due to the properties of modulo 
2 subtraction (EX-OR operation) the foreground pixels present in this 
final image occur only at the symptomatic pixel locations. Hence, the 
foreground pixels in the final image (Figure 4.9.f) show the positions of 
the defects related to the violation of the minimum conductor trace width 
requirement. In this way a direct implication of only the defective places 
is obtained.
4.6 The Algorithm for Verifying the Minimum Land 
Width Requirement
In this section, the algorithm we proposed for the detection of the violations 
of the minimum land width requirement is explained along with some
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illustrations. This algorithm is used in the defect detection software 
named PCBCP.C, and can detect all violations of the minimum land width 
requirement either due to the misregistration of the holes or due to any other 
reason such as an intrusion on the land. Besides, this algorithm is also capable 
of detecting conductor splashes close to the land and pinholes on the land. 
Since the lands are in the form of ring shaped conductor traces, the extension 
of the algorithm of Section 4.5 to the case of lands is rather straightforward. 
For this reason, in order to detect minimum land width violations, we apply 
essentially the same algorithm given in Section 4.5 to a subimage containing 
the lands only, with appropriate (parameter) changes in the algorithm (that 
covers the structuring element, and the number of symmetrical thinning and 
pruning operations).
The related images are taken during a sample run of this algorithm on a 
PCB. The algorithm works as follows:
1. The PCB test subimage (Figure 4.10.a) to be checked against defects 
on the lands surrounding the holes is eroded once by the structuring 
element given in Figure 4.11. This structuring element is adjusted 
so that new breaks along the lands are formed only at those places 
where the design rule related to the minimum land width requirement 
is violated. New breaks (disconnections) in the foreground formed along 
the lands at the defective locations are equivalent to new connections 
in the background formed between the hole and substrate regions on 
the two sides of the defective lands. These new connections in the 
background (or equivalently new breaks in the foreground) constitute 
the symptomatic features induced only at the defective places. The 
resultant image obtained after the erosion operation is given in Figure
4.10.b. Notice that, the thinned down region along the land in the original 
image, corresponding to the location of an intrusion defect violating the 
minimum land width requirement, is broken after the erosion operation.
2. The background pixels of the image given in Figure 4.10.b is symmetri­
cally thinned 2 times, so that a more simple but equivalent representation
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Figure 4.10. continued.
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Figure 4.10. continued.
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Figure 4.11. The erosion structuring element used in the algorithm of Section 
4.6.
of the image (in terms of the connectivity and symptomatic properties), 
is obtained (Figure 4.10.c). Thus, the defect symptoms which are in the 
form of connections in the background between the hole and substrate 
regions on the two sides of the defective lands (or equivalently in the 
form of disconnections in the foreground along the defective lands) with 
some changes in their shapes are preserved in this operation. The aim 
of this step is to reduce the background pixels of the image in Figure
4.10.b, to a subset of the background pixels of the original image except 
for the symptom pixels which are certainly not present in the original 
image. As a result of this step, the background pixels in Figure 4.10.C 
can be partitioned into exactly two sets, one set being a subset of the 
background pixels present irt the original image, and the other set being 
composed only of symptom pixels. This point will later enable us to 
detect only the symptom pixels.
3. The background pixels of the image given in Figure 4.10.C is pruned 2 
times, so that, possible false alarms due to “hair” like protrusions in the 
background which occur at the corners or along the noisy edges after the 
application of the symmetrical thinning operation are avoided. Due to 
the shape of the structuring element used for the erosion operation in 
the first step, the application of the symmetrical thinning and pruning 
operations two times in this algorithm is sufficient for being effective.
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The resultant image of this step is given in Figure 4.10.d.
4. By an exactly similar reasoning to the algorithm of Section 4.5, in this 
step we have to take the union of the background pixels of the original 
image and of the image given in Figure 4.10.d. For this reason a logical 
AND operation is performed between the images of Figure 4.10.a and 
Figure 4.10.d. Since the background pixels have value 0, this corresponds 
to taking the union of the background pixels of the original test image 
and of the image given in Figure 4.10.d. Thus, a binary image is obtained 
which is essentially the same as the original image with the only difference 
being the inclusion of the new symptomatic background pixels to the 
original image. The resultant image of this operation is given in Figure
4.10. e.
5. A logical EX-OR operation is performed between the images of Figure
4.10. a and Figure 4.10.e. This corresponds to the subtraction of the 
original image from the image of Figure 4.10.e. The resultant image of 
this operation is shown in Figure 4.10.f. Due to the properties of modulo 
2 subtraction (EX-OR operation) the foreground pixels present in this 
final image occur only at the symptomatic pixel locations. Hence, the 
foreground pixels in the final image (Figure 4.10.f) show the positions 
of the defects related to the violation of the minimum land width 
requirement. In this way a direct implication of only the defective places 
is obtained.
4.7 The Modified Algorithm Designed to Supersede 
the Algorithms of Sections 4.4 and 4.5
Although the two defect detection algorithms of Sections 4.4 and 4.5 work very 
well, for an industrial application of the system a faster algorithm was needed 
to replace them. Such an algorithm proposed in [12], required the use of a 
local operator (a neighborhood operator) moving from the lower-right corner 
to the upper-right corner of the test image row by row. This operator also
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needed the use of 4 already processed pixels from the destination (resultant) 
image as some of its inputs. These two uncommon features of this algorithm, 
made it impossible to be implemented in a useful (reasonable) way on our 
image processor. So we had to adopt the implementation technique by keeping 
the idea of the algorithm essentially the same. This algorithm is similar to the 
defect detection algorithms defined previously in this chapter in the sense that, 
as a first step it also induces some symptoms only at the defective locations. 
Then the algorithm detects the presence and locations of these symptoms. The 
algorithm as implemented by our modified technique and used in the defect 
detection programs ACP.C and PCBCP.C, works as follows:
1. The original PCB test image (Figure 4.12.a) to be checked against 
defects is dilated once by the structuring element given in Figure 4.5.a. 
This structuring element is adjusted so that new foreground connections 
between neighboring conducting structures are formed only at those 
places where the design rule related to the minimum spacing requirement 
between conducting structures is violated. These new connections 
constitute some symptomatic features induced only at the defective 
places. However this time, these new foreground connections are not 
the symptoms we want to induce exactly. The resultant image obtained 
after the dilation operation is given in Figure 4.12.b. Notice that, the 
gaps between the conducting structures (conductor traces and undesired 
conductor splashes) in the original image, corresponding to the locations 
where the minimum spacing requirement between conductor traces is 
violated, are filled after the dilation operation.
2. A logical EX-OR operation is performed between the images of Figure 
4.12.a and Figure 4T2.b. This corresponds to the subtraction of the 
original image from the image of Figure 4.12.b. The resultant image of 
this operation is shown in Figure 4.12.C. As a result of this step, note that 
only at the defective locations some “T” shaped foreground structures 
are formed. These structures are certain to reduce to “T ” joins after 
symmetrically thinning the image of Figure 4.12.C, to its skeleton. The 
remaining portion of the image which does not carry any defects,
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Figure 4.12. Example for the algorithm of Section 4.7.
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Figure 4.12. continued.
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Figure 4.12. continued.
CHAPTER 4. DEFECT DETECTION ALGORITHMS 106
» ·
(
(k)
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Figure 4.13. The structuring element used for defect detection in the algorithm 
of Section 4.7.
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is composed of connected closed curves of foreground pixels. This portion 
when thinned down to its skeleton will consist of closed 8-connected 
curves of 2-joins. The “T ” joins mentioned above, in fact, constitute 
the set of symptoms we want to induce. Although in general “T ” joins 
are induced at the defective locations, there may be instances in which 
the symptom may be a join of order 0, 1 or larger than 3. So, in order to 
take these cases into account, we accept all joins of order diiferent than 
two (all 8-neighborhoods carrying a foreground pixel at the center with 
a number of 8-neighbors different than two) as defect indications (i.e. as 
symptoms).
3. In this step we apply a similar reasoning to induce symptoms at 
the defective locations where the minimum conductor trace width 
requirement is violated. For this purpose we proceed as follows. The 
original PCB test image (Figure 4.12.a) to be checked against defects 
is eroded once by the structuring element given in Figure 4.6.a. This 
structuring element is adjusted so that new breaks along the conductor 
traces are formed only at those places where the design rule related to 
the minimum conductor trace width requirement is violated. These new 
breaks in the foreground constitute some symptomatic features induced 
only at the defective places. However, as before, these are not the 
symptoms we want to form exactly. The resultant image obtained after 
the erosion operation is given in Figure 4.12.d.
4. A logical EX-OR operation is performed between the images of Figure
4.12.a and Figure 4.12.d. This corresponds to the subtraction of the 
original image from the image of Figure 4.12.d. The resultant image 
of this operation is shown in Figure 4.12.e. As a result of this step, 
note that only at the defective locations some “T” shaped foreground 
structures are formed. These structures are certain to reduce to “T ” joins 
after symmetrically thinning the image of Figure 4.12.e, to its skeleton. 
The remaining portion of the image which does not carry any defects is 
composed of connected closed curves of foreground pixels. This portion 
when thinned down to its skeleton will consist of closed 8-connected
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curves of 2-joins. As before, the “T” joins mentioned above, in fact, 
constitute the set of symptoms we want to induce. For this step also, 
although in general “T ” joins are induced at the defective locations, 
there may be instances in which the symptom may be a join of order 
0, 1 or larger than 3. So, in order to take these cases into account we 
accept all joins of order different than two (all 8-neighborhoods carrying 
a foreground pixel at the center with a number of S-neighbors different 
than two) as defect indications (i.e. as symptoms).
5. Without going any further, at this point we note that exactly similar 
processing is required on the two images of Figure 4.12.C and 4.12.e; i.e., 
first we should thin both images down to their skeletons and then detect 
the locations of all joins of order different than two. We can also see by 
inspection and infer by the nature of the processing done so far that the 
foreground regions of these two images do not overlap. (However, they are 
in contact all along the edges of the foreground structures of the original 
image.) Thus, if by some means we can succeed in combining these two 
images into a single image, then we can apply all of the remaining steps 
of the algorithm once only to this combined image and hence do all of the 
defect detection process. This results in a lot of savings in the processing. 
As stated before, the foreground regions in the images of Figure 4.12.C and
4.12.e are not exactly spatially separated, although they certainly do not 
overlap. So as a first step, we separate these foreground regions. For this 
purpose, without altering the connectivity and symptomatic properties of 
the two images given in Figure 4.12.C, and in Figure 4.12.e, and prior to 
combining them, we individually apply the following processing to both 
images;
• apply a single step of pruning operation, (this is used for trimming 
noisy edges and enable the following symmetrical thinning operation 
also affect these noisy regions),
• apply a single step of symmetrical thinning operation, (this is mainly 
used for spatially separating the foreground regions of the two 
images).
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• apply a single step of pruning operation, (this is the necessary 
pruning step to avoid the “hair” like protrusions formed as an 
artifact of our symmetrical thinning algorithm),
• apply a single step of symmetrical thinning operation only to the 
corner details of the image, (this is used in order to guarantee the 
spatial separation at the corners of the foreground regions where 
usually one step thinning is not sufficient),
• apply a single step of pruning operation, (this is used for pruning 
any thin protrusions formed after the application of the corner detail 
thinning operation).
As a result of this processing the images obtained in the end become 
spatially separated. In Figure 4.12.f, the image obtained after the 
application of the above mentioned processing to the image of Figure
4.12.C is shown. Similarly, Figure 4.12.g shows the image obtained after 
the application of the same processing to the image of Figure 4.12.e. 
Note that with some changes in their shapes, the defect symptoms are 
preserved through out the processing of this step.
6. A logical OR operation is performed between the images of Figure 4.12.f 
and Figure 4.12.g. This corresponds to taking the union of the foreground 
pixels in the respective two images. The resultant image of this operation 
is shown in Figure 4.12.h. This image contains both sets of the symptoms 
coming from the images of Figure 4.12.C, and Figure 4.12.e and hence we 
achieved our aim of combining these two images into one after spatially 
separating the two.
7. In this step, we first apply a single step of pruning to the image given in 
Figure 4.12.h. Then, we symmetrically thin and prune this final image for 
two times. Applying the symmetrical thinning and pruning operations 
until idempotance (until the skeleton of the whole image is obtained) is 
not necessary, since we can fix exactly when the portions of the image 
given in Figure 4.12.h, where there are no defects, are reduced to their 
skeletons which consist of closed connected curves of 2-joins. Applying
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the symmetrical thinning and pruning operations for one step more than 
this amount is sufficient. Besides, we do not have to exactly skeletonize 
the defective regions since we have generalized the set of symptomatic 
conditions (joins). The resultant image of this step is given in Figure 
4.12.i.
8. By using the structuring element given in Figure 4.13, we determine 
the locations of joins of order different than two. For this purpose, on 
the binary image of Figure 4.12.i, we count the number of foreground 
pixels in every 3x3 neighborhood which carry a foreground pixel in its 
center. This is achieved by counting the total number of hits scored by 
the individual pixels of this structuring element on the 3x3 neighborhood 
if as stated before, there exist a foreground pixel at the center of the 
neighborhood. The locations where the total number of hits is different 
than 3, are identified by the foreground pixels in the image given in Figure
4.12.j, and these locations are exactly the defective locations which we 
have been looking for. Finally, in Figure 4.12.k, the final image of the 
defective region as produced by our defect detection software ACP.C, in 
which the defective places are encircled with red colored frames, is shown.
4.8 The Implementation of Morphological Operators 
Using 3x3 2-D Convolution and Table Lookup 
Operations
A straightforward implementation of morphological operators employing 
structuring elements of size at most 3x3, by using 3x3 2-D convolution followed 
by a table lookup operation is mentioned in [30]. The fundamental algorithm 
proposed in this reference requires the use of a 512 entry lookup table. In 
the same reference, an adopted version of this algorithm so as to take into 
account the implementations based on lookup tables restricted to 256 entries 
is also given. However, our image processor, containing 256 entry lookup 
tables, does not enable an efficient implementation based on this modified
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technique due to its hardware architecture. For this reason, we had to find 
another implementation technique. The technique we propose is similar to the 
technique of [30] in the sense that we choose the convolution kernel elements 
such that the result of the convolution specifies the pixel distribution in all 3x3 
neighborhoods of the image. However, in contrast to the algorithm in [30], the 
information which is supplied by our algorithm is such that the convolution 
result usually does not uniquely specify the pixel distribution but specifies it 
with sufficient information so that the correct decision can be made about 
the morphological operation’s result in that neighborhood. For example, in 
the case of implementing the Hit or Miss transformations, the detection of 
the presence of a foreground pixel in a location where a background pixel 
should exist, or vice versa, specifies the resultant pixel uniquely. Hence, our 
algorithm does not attempt to exactly fix the locations of such image data 
versus structuring element mismatches within a 3x3 neighborhood but it only 
senses (detects) them. For this purpose, in choosing the convolution kernel 
elements, we make use of the certain symmetry properties of the structuring 
element. Two examples will clarify the principles of the technique we propose. 
In Figure 4.14, the implementation of a single element foreground thinning 
operation is considered, in part (a) of this figure the thinning structuring 
element to be implemented is given. Part (b) of the same figure shows the 
2-D 3x3 convolution kernel elements chosen. As can be seen, same coefficients 
(10) are given to the three pixels which should belong to the background.
In a similar way, same coefficients (2) are given to the three pixels which 
should belong to the foreground except for the center pixel. These coefficient 
assignments are appropriate since each of the two pixel groups mentioned above 
carry pixels which have exactly the same significance as far as a Hit or Miss 
operation is concerned. Giving a different coefficient to the center pixel which 
should also belong to the foreground aims to uniquely identify the original state 
of the center pixel, i.e., to determine if the center pixel is a foreground or a 
background pixel in the original image. This point is very important since if 
the structuring element of part (a) does not score a hit on the original image 
at a given point than that point should be carried to the destination image 
without any changes in its state. Part (c) of the same figure gives all of the
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Pixel which should belong to foreground.
Pixel which should belong to background.
O "Don't care" pixel which may belong to 
either foreground or background.
(a)
10 10 10
0 5 0
2 2 2
(b)
5 /
/ 0 0 10 ?o 30
0 0 10 20 30
2 2 12 22 32
4 4 14 24 34
6 6 16
X 0 10 20 30
0 5 15 25 35
2 7 17 27 37
4 9 19 29 39
6 1 1 21 41
0 0
(c)
Figure 4.14. Example for the algorithm of Section 4.8, (a) the structuring 
element to be used, (b) convolution kernel coefficients, (c) lookup table 
contents.
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necessary lookup table entries which should be modified so as to implement 
the specified single element foreground thinning operation. For this purpose, in 
the two tables given in part (c) all of the possible convolution operation results 
which can occur due to the convolution kernel given in part (b) are listed. 
These possible convolution results appear as the entries of the two tables. The 
result of a convolution operation based on the kernel of part (b) is used as an 
address to access the corresponding entry of the lookup table. The content 
of this address (the value of the entry at this address) is the output from the 
lookup table and constitute the result of the morphological operation. In part
(c), the appropriate contents (0 or 1) for the lookup table entries corresponding 
to possible convolution results are also shown. At this point it will be wise to 
state as a reminder that foreground pi.xels are represented by a value of 1 
internally, whereas background pixels are represented by a value of 0. The 
first table which has the sign “5/0” on its upper left hand corner, consists 
of all the convolution results that can occur when the center pi.xel (which 
has a coefficient 5) is a background pixel (characterized by a value 0) in the 
original image. The values, 0, 10, 20, and 30 on the header row of the table 
indicate the contributions from the 3 coefficients of value 10, respectively for 
the cases of 0, 1, 2, and 3 foreground pixels’ presence in the locations of these 
coefficients. Similarly, the values, 0, 2, 4, and 6 on the header column of the 
table indicate the contributions from the 3 coefficients of value 2, respectively 
for the cases of 0, 1, 2, and 3 foreground pixels’ presence in the locations 
of these coefficients. The value located at the intersection of a· given row 
and column correspond to the result of the convolution when there are the 
corresponding number of foregrpund pixels in the locations of coefficients 10, 
and 2, and also the center pixel is a background pixel in the original image. 
As it is clear, given the presence of say, 2 foreground pixels in the locations 
of the coefficients 10, we do not care how these 2 pixels are distributed in 
the corresponding 3 locations for the coefficients 10. (Because the information 
saying that there are 2 foreground pixels in 2 of the 3 locations where there 
should be background pixels for a hit to occur, uniquely specifies that there is 
no hit at this point.) Now, since the center pixel is a background pi.xel for this 
table, and since we require that the center pixel should belong to the foreground
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for a hit occur (this is only a necessary condition), then this implies that all 
of the convolution results of this table correspond to misses. In this case, the 
center pixel should be carried to the destination image without any changes in 
its state and this implies that the output from the look up table should be 0 
for all of the convolution results of this table. The second table which has the 
sign “5/1” on its upper left hand corner consists of all the convolution results 
that can occur when the center pixel (which has a coefficient 5) is a foreground 
pixel (characterized by a value 1) in the original image. The values, 0, 10, 
20, and 30 on the header row of the table and the values 0, 2, 4, and 6 on 
the header column of the table have exactly similar interpretations to the first 
table. Now, since the center pixel is a foreground pixel for this table, and 
since we require that the center pixel should belong to the foreground for a 
hit occur (this is only a necessary condition), then this implies that one of the 
convolution results in this table correspond to a hit since this table as stated 
before contains all possible convolution results when the center pixel in the 
original image is a foreground pixel. It is a simple matter to calculate that the 
convolution result corresponding to a hit is equal to 11 (3 foreground pi.xels 
in the locations of the coefficients of value 2, 0 foreground (3 background) 
pixels in the locations of the coefficients of value 10, and a foreground pixel 
in the location of the center pi.xel) and this value is unique in the sense that 
no other pixel distribution can result in a convolution result of 11. As can be 
remembered from the definition of the Thinning operation, the point at which 
the thinning structuring element scores a hit on the image should be removed 
from the image. For this purpose we place a value of 0 in the look up table 
corresponding to the value 11. This results in turning the center pixel to a 
background pixel in the destination image or equivalently removing it from the 
original image. All other convolution results of this table correspond to misses 
in which the center pixel is a foreground pixel in the original image. So, the 
center pixel should be carried to the destination image without any change in 
its state and for this purpose we place a value 1 in all of the look up table 
entries which correspond to the convolution results of this table except for 11. 
The remaining entries of the look up table are don’t care conditions.
In Figure 4.15 a similar example is given which is related to a single element
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thinning of the background of an image.
o
Pixel which should belong to foreground.
Pixel which should belong to background.
"Don't care" pixel which may belong to 
either foreground or background.
(a)
0 10 10
2 5 10
0 2 0
(b)
0
(c)
Figure 4.15. Another example for the algorithm of Section 4.8, (a) the 
structuring element to be used, (b) convolution kernel coefficients, (c) lookup 
table contents.
Chapter 5
Results and Conclusion
5.1 An Overview
In this thesis work, the design and implementation of a system, which is 
capable of automatically performing the visual pattern inspection of printed 
circuit boards, is made. The automation of the visual inspection process of 
PCBs is indispensable in order to maintain and improve the productivity of 
PCB manufacturing and also for enhancing the quality of products with finer 
geometry and produced in larger amounts. Due to its various advantages and 
flexibility in use, a rule based system is developed. This system makes use 
of defect detection algorithms which are derived using image transformations 
based on mathematical morphology. In this study, only the detection of the 
defects related to the conducting structures on the PCBs is considered. For 
this purpose, four new algorithms (3 of which are defect detection algorithms) 
are developed, and another defect detection algorithm due to [12] is modified 
for implementation on our image processor. The implementation of the system 
is made in our image processing laboratory and is completed by the generation 
of two defect detection programs which control the image processor and thus 
enable it apply the required defect detection and identification algorithms to 
digital binary PCB images.
In the following section, namely in Section 5.2, the most important features
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of our system are pointed out. In Section 5.3 which concludes this chapter, 
some possible topics for future work are mentioned.
5.2 The Most Important Features of the Developed 
System
In our system, a rule based approach is preferred for solving the visual 
pattern inspection problem of printed circuit boards. The defect detecting 
image processing algorithms employed in the developed system are derived 
using mathematical morphology which has a very useful and well suited set 
of tools for use in computer vision systems. The developed defect detection 
algorithms are basically distance checking algorithms based on mathematical 
morphology. These algorithms are applied to discrete binary images of printed 
circuit features (boards).
Although, our particular implementation of the system based on a Imaging 
Technology Incorporated Series 151 image processor, could not attain the 
desired operation speed for industrial applications, the preferred method 
and the developed algorithms (in addition to their flexibility) are very well 
suited for high-speed implementations using pipelined and parallel image 
processing architectures. Our mathematical morphology based defect detection 
algorithms have a very convenient structure for being implemented on a parallel 
image processing hardware since all of the morphological operations we employ 
are in fact neighborhood (cellular) logic operations and the neighborhood size 
for all cases in our algorithms do not exceed 3 x 3 .  Thus, the implementation 
of the developed defect detection algorithms will be very efficient (in terms of 
speed considerations) on a highly parallel architecture such as a mesh connected 
massively parallel processor, [28].
In the case of the visual inspection of PCBs with drilled through holes, 
vias and with annular lands, the separation of land and trace defect detection 
processing by the image segmentation algorithm of Section 4.3, enables parallel 
processing for these two types of different conducting structures on the PCB.
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By virtue of this parallelism, these different regions on the binary PCB 
image corresponding either to lands or to conductor traces can be inspected 
simultaneously and this will result in considerable time savings.
Our defect detection algorithms which verify a set of design rules that 
govern the geometrical structure of the items on the input (PCB) image, 
avoid the need of a comparison with a previously extracted, position sensitive 
feature list in order to detect and locate any of the defects. Such a feature list 
comparison or some other form of pre-processing before the extraction of defects 
is required in most of the morphology based defect detection algorithms given 
in the literature, [10], [11], [26]. This important feature of our defect detection 
algorithms results in a significant increase in the speed of the system.
Another very important feature of our defect detection algorithms is the 
use of elliptic structuring elements for dilation and erosion operations. These 
elliptic structures are the counterparts of isotropic circular structuring elements 
for the case of a rectangularly sampled image with different horizontal and 
vertical sampling periods. By using a single elliptic structuring element, we 
can check a minimum conductor trace width requirement on conductor traces 
of arbitrary inclinations, assuming that this minimum trace width requirement 
is common to all conductor traces. Similarly, we can also check a common 
minimum conductor spacing requirement on interconductor (substrate) gaps 
of arbitrary inclinations by using a single elliptic structuring element. This 
feature significantly simplifies and enhances the speed of the defect detection 
processing as compared to the technique given in [11], where different (sized) 
square shaped structuring elements axe used for eroding conductor traces or 
substrate gaps with different inclinations.
In this study, we also improved the work in [30], so as to provide a better 
solution for a specific but practically important problem. The problem is 
the implementation of three main binary morphological operations (namely 
Hit or Miss transformation, erosion, and dilation) using a particular set of 
3 x 3  sized structuring elements on a general image processor with 256 byte 
lookup table hardware and real time convolution capabilities. This particular
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set of structuring elements, although not that much general to take into 
account all 3 X 3 sized structuring elements, has great practical significance 
since it includes the structuring elements used for symmetrical thinning and 
pruning. Our approach provides a useful solution for this problem since it is 
easier to implement, more generally applicable and also faster as compared to 
the technique proposed in [30]. Although our approach which makes use of 
certain symmetry conditions in the previously mentioned structuring elements 
is extensively employed in this work, we did not yet make a detailed analysis 
and a general formulation of this technique. This study will be considered as a 
future work and will provide the conditions on the set of 3 x 3 sized structuring 
elements which can be used with this technique.
Another important feature of this study is the modification of the defect 
detection algorithm given in [12] so that it can be implemented easily on a 
more general class of image processors. The particular implementation scheme 
suggested by the authors in [12] is rather peculiar and therefore away from being 
general. In this modification procedure, we used our previous symmetrical 
thinning algorithm to supersede the so called Connectivity Preserving Shrinking 
algorithm given in [12]. These two algorithms although very similar in their 
functions, are distinctively different in their operation techniques. In fact, this 
point constituted the main difference between the original and the modified 
algorithms, and also resulted in the ease of the implementation of the new 
algorithm. Also, a slightly altered sequence of morphological and logical 
operations are employed in this modification procedure.
The developed system is first applied to the defect detection and 
identification of double sided PCBs. However, the system can be immediately 
used for the quality control of multi-layered PCBs if the interlayers are properly 
imaged.
It should also be noted that since the underlying principles and algorithms 
are quite general, the developed system is also applicable to the visual rule 
based pattern inspection of any kind of nonoverlapping structures on a flat 
surface, e.g. the photomask of a layer of a VLSI chip, although it is basically
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designed to test PCBs.
Finally, it is worth mentioning that the use of mathematical morphological 
techniques is not only limited to rule based systems. These techniques can as 
well be employed in reference comparison based systems so as to take into 
account tolerances in component specifications. As mentioned in the first 
chapter, this point is an important drawback of reference comparison systems. 
In this study, apart from our work on the rule based defect detection system, 
we also developed a reference comparison based defect detection system. This 
system uses an erosion operation on the binary difference image to detect the 
presence of defective places which differ from the reference PCB beyond a given 
tolerance level. This difference image corresponds to the difference between the 
images of the reference PCB and of the PCB to be checked against defects.
5.3 Future Work
As for the future work, two new defect detection algorithms are planned to 
be developed. These algorithms are related to the verification of a maximum 
conductor trace width requirement which is common to all conductor traces 
and to the detection of excessively long ragged conductor trace edges.
Modification of the land (hole) removing algorithm so as to apply to pads 
with lands which are not ring shaped (or equivalently which are not annular), 
is rather straightforward and will be considered as a future work.
Also, a general synthesis algorithm for generating discrete approximations 
to elliptic structures with given aspect ratio and size will be investigated. 
Of course, the requirement of the generated structuring elements’ being 
decomposable into a dilation of smaller structuring elements will always be 
considered as a must.
A new symmetrical thinning algorithm which avoids the need for a pruning 
step and which will supersede our currently existing symmetrical thinning 
algorithm, will increase the speed of the defect detection algorithms and
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therefore should be considered in the future work.
For a more useful visual PCB inspection system, the defect detection 
algorithms should be modified so that conductor traces with different nominal 
trace widths can be handled separately and thus corresponding different 
minimum trace width requirements can be verified only on the relevant 
conductor traces. Clearly, this requires the design of more intelligent 
algorithms based on a detailed image segmentation technique which first detect 
the nominal widths of conductor traces and then applies the appropriate 
(corresponding) defect detection algorithms.·
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Appendix A
Program Listings
!  Hf. )(c afc 3fe ^  }|c 3|c :fc afc 34c 3|c a|c ^  sfc :4c 3(c 3fc 3fc 3fc sK :4c sfc )fc sfc a(c }|e sfc sfc ^  :4c 3fc j
f *
/*
/*
/*
/*
/*
/*
/*
Source code of the defect detection software named
ACP.C
Copyright February, 1990 
by Seyfullaih Halit Oguz
* /
*/
*/
*/
*/
*/
*/
*/
/* */
#include <stdio.h>
#include <math.h>
#include "itexlSO.h"
#include "ipa.h"
#include "regop.h"
void initalllutsO ; 
void lolesyinO;
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void erodefO; 
void aleoblwiahC); 
void fpbfcihO ; 
void ftlbfahO; 
void ft2bfaJi() ; 
void tahiblwcsO; 
void dilatefO; 
void ab.eob2wial() ; 
void fpbfalO; 
void ftlbfalO; 
void ft2bfal(); 
void aloblwiahO; 
void ddcfahtalO; 
void errfraO ;
int thinl[11]={5,7,15,17,19,25,27,29,35,37,39}; 
int thin2[15]={5,7,9,15,17,19,21,25,27,29,31,35,37,39,41}; 
int prunel[11]={5,9,27,29,35,37,39,45,47,49,55}; 
int prune2[11]={57,59,65,67,69,75,77,79,85,87,89}; 
int prune3[11]={95,97,99,105,107,109,115,117,119,125,127}; 
int prune4[11]={129,135,137,139,145,147,149,155,157,159, 
165};
int prune5[11]={167,169,175,177,179,185,187,189,195,197, 
199};
int defker[8]={5,15,35,45,55,65,75,85}; 
int ela[512][3]; 
int tnoel;
/* Start of procedure MAIN. */
mainO
APPENDIX A. PROGRAM LISTINGS 128
char ccl; 
int i; 
int tl2e; 
int os;
DWORD tfc; 
int li; 
int lil;
WORD xval; 
int xc;
WORD yval; 
int yc;
err_level(2); 
load_cfg("mg_cfg"); 
initsysO ;
tnoel=0;
initalllutsO ; /* Initialize all system LUTs. */
lolesyinO ; /* Low level system initialization. */
printf("Press any key to snap the test image into frame 
stores B1 & B2, \n");
printf(" 2Lnd to start the execution of the D.D.
algorithms. \n"); 
ccl=getch();
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ]));
APPENDIX A. PROGRAM LISTINGS 129
write_reg(adi[OBANK],3);
write_reg(fb[SMASKB],65535); 
write_reg(fb[BSPOE],0);
erodef0;
aleoblwicihO;
fb_zoom(XNN); 
writG_reg(adi[AOIEN] ,1) ; 
sys_spin(RTC,0) ; 
write_reg(fb[PANA], 4 ); 
write_reg(fb[SCRA] ,1); 
write_reg(alu[BUSEL],0) 
write_reg(alu[LBANK],5) 
write_reg(alu[HBANK],5) 
write_reg(alu[OPSEL],0)
fpbfahO;
write_reg(alu[LBANK],3); 
write_reg(alu[HBANK],3); 
ftlbfahO;
write_reg(alu[LBANK], 4 ); 
write_reg(alu[HBANK], 4 ); 
ft2bfah();
write_reg(alu[LBANK],5); 
write_reg(alu[HBANK],5); 
fpb fa ih ();
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write_reg(alu[LBANK],3); 
write_reg(alu[HBANK],3); 
ftlbfahO ;
write_reg(alu[LBANK],5); 
write_reg(alu[HBANK],5); 
fpbfahO ;
write_reg(fb[SMASKA],65535); 
write_reg(adi[AOIEN],0); 
fb_zoom(Xl); 
write_reg(fb [PANB],0); 
write_reg(fb[SCRB],0); 
write_reg(fb[PANA],0); 
write_reg(fb[SCRA],0);
taJiiblwcsO ;
alu_hgroupsel(LLUT); 
alu_hbauiksel(l) ;
for( i = 1 ; i <= 8 ; i++ ) alu_wval(i*5,(BYTE)l); 
alu_hbanksel(6);
for( i » 1 ,· i <= 4 ; i++ ) alu_wval(i*5, (BYTE)l); 
alu_hgroupsel(HLUT); 
alu_hbanksel(l);
for( i = 1 ; i <= 8 ; i++ ) alu_wval(i*5,(BYTE)l); 
alu_hbanksel(6);
for( 1 = 1  ; i <= 4 ; i++ ) alu.wval(i*5,(BYTE)1);
dilatef0; 
aheob2wial();
APPENDIX A. PROGRAM LISTINGS 131
fb_zoom(XNN); 
write_reg(adi[AOIEN],1) ;  
sys_spin(RTC,0); 
write_reg(fb[PANA], 4 ); 
write_reg(fb[SCRA],1); 
write_reg(alu[BUSEL],0); 
write_reg(alu[ZSEL],3); 
write_reg(alu[LBANK],5) 
write_reg(alu[HBANK],5) 
write_reg(alu[OPSEL],0)
fpbfalO;
write_reg(alu[LBANK],3); 
write_reg(alu[HBANK],3); 
ftlbfal();
write_reg(alu[LBANK],4); 
write_reg(alu[HBANK], 4 ); 
ft2bfal();
write_reg(alu[LBANK] ,5) ; 
write_reg(alu[HBAWK],5); 
fpbfalO ;
write_reg(alu[LBANK],3); 
write_reg(alu[HBANK],3); 
ftlbfalO;
write_reg(alu[LBANK],5);
write_reg(alu[HBANK],5);
fpbfalO;
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write_reg(fb[SMASKA],65535); 
write_reg(adi[AOIEN],0); 
fb_zoom(Xl); 
write_reg(fb[PANE],0); 
write_reg(fb[SCRB],0) 
write_reg(fb [PANA],0) 
write_reg(fb[SCRA],0)
aloblwicihO ;
fb_zoom(XNN); 
write_reg(adi[AOIEN],1) ; 
sys_spin(RTC,0) ; 
write_reg(fb[PANA],4); 
write_reg(fb[SCRA] ,1) ; 
write_reg(all! [BUSEL] ,0) 
write_reg(alu[LBANK],5) 
write_reg(alu[HBANK],5) 
write_reg(alu[OPSEL],0)
fpbfah();
write_reg(alu[LBANK],3); 
write_reg(alu[HBANK],3); 
ftlbfahO;
write_reg(alu[LBANK], 4 ); 
write_reg(alu[HBANK],4); 
ft2bfah();
write_reg(alu[LBANK],5); 
write_reg(alu[HBANK],5);
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fpbfahO ;
write_reg(alu[LBANK],3); 
write_reg(alu[HBANK],3);
ftlbfELhO ;
write_reg(alu[LBANK],4 ); 
write_reg(alu[HBANK], 4 ); 
ft2bfaJi() ;
write_reg(alu[LBANK],5) ; 
write_reg(alu[HBANK],5) ; 
fpbfaiiO ;
write_reg(alu[LBANK],7 ) ; 
write_reg(alu[HBANK], 7 ); 
ddcfaJitalO ;
write_reg(fb[SMASKA],65535) ; 
write_reg(adi[AOIEN],0); 
fb_zoom(Xl); 
write_reg(fb[PANB],0) 
write_reg(fb[SCRB],0) 
write_reg(fb[PANA],0) 
write_reg(fb[SCRA],0)
write_reg(fb[PM],0); 
write_reg(fb[MEMEM],1); 
write_reg(fb[HMASK],65280);
for( i = 0 ; i <= 15 ; i++ ) fb_cvline(AL0W,i,0,512,0);
for( i = 496 ; i <= 511 ; i++ ) fb_cvline(AL0W,i,0,512,0);
for( i = 0 ; i <= 27 ; i++ ) fb_chline(AL0W,0,i,512,0);
APPENDIX A. PROGRAM LISTINGS 134
for( i = 484 ; i <= 511 ; i++ ) fb_chline(AL0W,0,i,512,0);
write_reg(fb[HMASK],65535); 
write_reg(fb[MEMEN],0); 
write_reg(fb[PM],2);
write_reg(hf[ACQ],1); 
while(read_reg(hf[ACQ]));
tfc=hf_getcount( - 1 ) ;
write_reg(hf[AUTO],0);
tl2e=0;
li=l;
lil=tfc;
whileC li<=lil )
write.regChf [SMODE],4); 
write_reg(hf [ADDR],li-l); 
xval=read_reg(hf[DATA]); 
xc=xval&OxlFF; 
if ( xc<=15 I I xc>=496 ) ·[
/* tl2e=0; */
/* printf("xc= */d \n",xc); ♦/
else {
write_reg(hf[SMODE],5); 
yval=read_reg(hf[DATA]); 
yc=yval&OxlFF; 
if( yc<=27 I I yc>=484 ) {
/* tl2e=0; */
/* printf("xc= Jid, 
yc= '/.d \n",xc,yc); */
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}
else {
tl2e=l;
elaCtnoel] [0]=1; 
ela[tnoel] [l]=xc; 
elaCtnoel][2]=yc; 
tnoel++;
/* printf("xc= */,d,
yc= */.d * \n",xc,yc); */
>
li++;
}
printf("tl2e= */,d \n",tl2e); 
write_reg(hf[CLR],1); 
if( tnoel>0 ) errfraO;
/ *  ♦ * ♦ * /
>
/* End of procedure MAIN. */
/* Stairt of procedure LOLESYIN. */ 
void lolesyinO
/* This part of the program initializes the ADI-150
registers for the beginning of the main procedure. */
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write_reg(adi[DSEL],0); 
write_reg(adi[RSEL],0); 
write_reg(adi[GSEL],0); 
write_reg(adi[BSEL],0); 
write_reg(adi[VSEL],0); 
write_reg(adi[FBSEL],0); 
write_reg(adi[AOIEN],0); 
write_reg(adi[CLK],1); 
write_reg(adi[VIEN],0); 
write_reg(adi[HIEN],0); 
write_reg(adi[IBANK],3); 
write_reg(adi[OBANK],4); 
write_reg(adi[OMODE],1); 
write_reg(adi[CMODE],1); 
write_reg(adi[AUTO],0); 
write_reg(adi[DMODE],0); 
write_reg(adi[AOIHB],32); 
write_reg(adi[XSZ],504); 
write_reg(adi[AOIVB],22); 
write_reg(adi[YSZ],510); 
adi.level(100,0);
/* This part of the program initializes the FB-150
registers for the beginning of the main procedure. */
sys_spin(RTC,0); 
write_reg(fb[PANA],0) 
write_reg(fb[PANB],0) 
write_reg(fb[SCRA],0) 
write_reg(fb[SCRB],0) 
fb_zoom(Xl); 
write_reg(fb[X],0);
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write_reg(fb[Y],0); 
write_reg(fb[YPEN],1); 
write_reg(fb[YDIR],1); 
write_reg(fb[YAS],0); 
write_reg(fb[XPEN],1); 
write_reg(fb[XDIR],1) ;  
write_reg(fb[XAS],0); 
write_reg(fb[YSTEP],0); 
write_reg(fb[XSTEP],0) 
write_reg(fb[MAPEN],0) 
write_reg(fb[MSIZE],3) 
write_reg(fb[ABSEL],0) 
write_reg(fb[HAMODE],1); 
write_reg(fb[PSL],0); 
write_reg(fb[TML],0); 
write_reg(fb[PBENL] ,1) ; 
write_reg(fb[PSH] ,0) ; 
write_reg(fb[TMH],0); 
write_reg(fb[PBENH],1); 
write_reg(fb[HMASK],65535); 
write_reg(fb[SMASKA],65280); 
write_reg(fb[SMASKB],0); 
write_reg(fb[POE],0); 
write_reg(fb[WENA],1); 
write_reg(fb[WENB],1); 
write_reg(fb[PM],2); 
write_reg(fb[MEMEN],0); 
write_reg(fb[BHL],0); 
write_reg(fb[BSPOE],1); 
write_reg(fb[RESET],1); 
write_reg(fb [ACQ],3);
/* This part of the program initializes the ALU-150
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registers for the beginning of the main procedure. */
write_reg(alu[Kl],0); 
write_reg(alu[K2],0); 
write_reg(alu[K3],0); 
write_reg(alu[K4],0); 
write_reg(alu[KSEL],0); 
write_reg(alu[BUSEL],0); 
write_reg(alu[WSEL],0); 
write_reg(alu[XSEL],1); 
write_reg(alu[YSEL],2); 
write_reg(alu[ZSEL],3); 
write_reg(alu[LBANK],1); 
write_reg(alu[HBANK],1); 
write_reg(alu[SWAP],1); 
write_reg(alu[YMODE],0) ;  
write_reg(alu[ZMODE],0); 
write_reg(alu[RCON],0); 
write_reg(alu[MPYEN],0); 
write_reg(alu[MASK],65535); 
write_reg(alu[AMT],0); 
write_reg(alu[LR],0); 
write_reg(alu[SR],0); 
write_reg(alu[SMODE],0); 
write_reg(alu[QPSEL],0); 
write_reg(alu[CYI],0); 
write_reg(alu[FBEN],0); 
write_reg(alu[ABSEN],0) 
write_reg(alu[CLPEN],0) 
write_reg(alu[0VJEN],0) 
write_reg(alu[AMODE],0) 
write_reg(alu[BSWS],0) ;  
write_reg(alu[MIN],0);
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write_reg(alu[MAX],255); 
write_reg(alu[RESET],0); 
write_reg(alu[CLBANK],0); 
write_reg(alu[CLSEN],0); 
write_reg(alu[ACQEN],1); 
write_reg(alu[ACQ],0); 
write_reg(alu[MMODE],1); 
write_reg(alu[INTEN],0);
/* This part of the program initializes the RTC-150
registers for the beginning of the main procedure. */
write_reg(rtc[0M0DE],1); 
write_reg(rtc[DSEL],1); 
write_reg(rtc[HLSEL],0) 
write_reg(rtc[INTEN],0) 
write_reg(rtc[PM0DE],0) 
write_reg(rtc[RESET],0) 
write_reg(rtc[0PSEL],3) 
write_reg(rtc[ABSEN],0) 
write_reg(rtc[CLPEN],0) 
write_reg(rtc[0VJEN],0) 
write_reg(rtc[AMODE],0) 
write_reg(rtc[BSWS],0); 
write_reg(rtc[SM0DE],0); 
write_reg(rtc[SR],0); 
write_reg(rtc[LR],0); 
write_reg(rtc[AMT],0); 
write_reg(rtc[K00],0); 
write_reg(rtc[KOI],10); 
write_reg(rtc[K02],0); 
write_reg(rtc[K10],10); 
write_reg(rtc[Kll], 5 );
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write_reg(rtc[K12],10); 
write_reg(rtc[K20],0); 
write_reg(rtc[K21],10); 
write_reg(rtc[K22],0) ;
/♦ This part of the program initializes the HF-150
registers for the beginning of the main procedure. */
hf.mode(FEATURE); 
write_reg(hf[CAQEN],0); 
hf.period(FRAME); 
write_reg(hf[ACQ],0); 
write_reg(hf[RESET],0); 
write_reg(hf[CMODE],0); 
write_reg(hf[CLR],1); 
write_reg(hf[BUSEL],1); 
write_reg(hf[SMODE],4); 
write_reg(hf[MEMSEL],0); 
write_reg(hf[BANK],0); 
write_reg(hf[AUTO],0); 
hf.clearlut(0); 
hf_deffet(0,l); 
hf.deffet(0,257); 
hf.deffet(0,513); 
hf.deffet(0,769); 
write.reg(hf[MEMSEL],1); 
write.reg(hf[AUTO],0);
/* IPA-150 board’s registers’ initialization is skipped. */
/* End of procedure LOLESYIN. */
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/* Start of procedure INITALLLUTS. */ 
void initalllutsO
■c
int i;
adi_initluts();
adi_hgroupsel(INPUT);
adi_hbajiksel(0) ; 
adi_clearlut(0);
adi_hbanksel(l); 
adi.clearlut(1);
/* 2 -> linear. */
adi_hbanksel(3);
for( i = 0 ; i <= 90 ; i++ ) adi_wval(i,(BYTE)1); 
for ( i = 91 ; i <= 255 ; i++ ) adi_wval(i,(BYTE)O);
adi_hgroupsel(RED);
adi_hbanksel(0); 
adi.clearlut(0);
adi_hbanksel(l);
adi.clearlut(130);
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/* 2 -> linear. */
adi_hbanksel(3); 
adi.wval(0,(BYTE)130); 
adi_wval(l,(BYTE)O);
adi_hbamksel(4);
for( i = 0 ; i <= 90 ; i++ ) adi.wval(i,(BYTE)0); 
for( i = 91 ; i <= 255 ; i++ ) adi.wval(i,(BYTE)130);
adi_hbanksel(7); 
adi.clearlut(255);
adi.hgroupsel(GREEN);
adi.hbcinksel(O) ; 
adi.clearlut(0);
adi.hbanksel(l); 
adi.clearlut(130);
/* 2 -> linear. */
adi.hbaaiksel(3) ; 
adi.wval(0,(BYTE)130); 
adi.wval(1,(BYTE)0);
adi.hbanksel(4);
for( i = 0 ; i <= 90 ; i++ ) adi.wval(i,(BYTE)0); 
for( i = 91 ; i <= 255 ; i++ ) adi.wval(i,(BYTE)130);
adi.hbanksel(7);
adi.clearlut(0);
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adi_hgroupsel(BLUE);
adi_hbanksel(0); 
adi_clearlut(0);
adi_hb3inksel(l) ; 
adi.cleaxlut(130);
/* 2 -> linear. */
adi_hbanksel(3); 
adi_wval(0,(BYTE)130); 
adi_wval(l,(BYTE)0);
adi_hbanksel(4);
for( i = 0 ; i <= 90 ; i++ ) adi_wval(i,(BYTE)O); 
for( i = 91 ; i <= 255 ; i++ ) adi_wval(i,(BYTE)130);
adi_hbeinksel(7) ; 
adi_clearlut(0);
alu_initluts();
alu_hgroupsel(LLUT);
/* 0 -> linear. */
alu.hbamkseld) ; 
alu_clearlut(0) ; 
alu.wval(45,(BYTE)1);
alu_hbeinksel(2);
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alu.clearlut(0);
for( i = 1 ; i <= 17 ; i++ ) alu_wval(i*5,(BYTE)1);
alu_hbeuiksel(3) ; 
alu.clearlut(0);
for( i = 0 ; i <= 10 ; i++ ) alu.wval(thinl[i],(BYTE)1);
alu_hbcinksel(4) ; 
alu_clearlut(0);
for( i = 0 ; i <= 14 ; i++ ) alu_wval(thin2[i],(BYTE)1);
alu_hb8Lnksel(5) ; 
alu_clearlut(0); 
for( i = 0 ; i <= 10
for( i = 0 ; i <= 10
for( i = 0 ; i <= 10
for( i = 0 ; i <= 10
i++ ) alu_wval(priinel [i] , (BYTE) 1) 
i++ ) alu_wval(prune2[i],(BYTE)1) 
i++ ) alu_wval(prunes[i],(BYTE)1) 
i++ ) alu_wval(prune4[i] ,(BYTE)1)
for( i = 0 ; i <= 10 ; i++ ) alu.wval(pruneS[i],(BYTE)1)
alu_hbanksel(6); 
alu_clearlut(0); 
alu_wval(25,(BYTE)l);
alu_hbanksel(7); 
alu.clearlut(0);
for( i = 0 ; i <= 7 ; i++ ) alu.wval(defker[i],(BYTE)1); 
alu_hgroupsel(HLUT) ;
/ *  0 -> linear. * /
alu_hbcinksel(l) ;
alu_clearlut(0);
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alu.wval(45,(BYTE)1);
alu_hbanksel(2); 
alu_clearlut(0);
for( i = 1 ; i <= 17 ; i++ ) alu.wval(i+5,(BYTE)1);
alu_hbanksel(3); 
alu.clearlut(0 );
for( i = 0 ; i <= 10 ; i++ ) alu.wval(thinl[i],(BYTE)1);
alu.hbanksel(4); 
alu.clearlut(0);
for( i = 0 ; i <= 14 ; i++ ) alu.wval(thin2[i],(BYTE)1);
alu.hbanksel(5) ;  
alu.clearlut(0);
for( i = 0 ; i <= 10 ; i++ ) alu.wval(prunel[i],(BYTE)1);
for( i = 0 ; i <= 10 ; i++ ) alu.wval(prune2[i],(BYTE)1);
for( i = 0 ; i <= 10 ; i++ ) alu.wval(pruneS[i],(BYTE)1);
for( i = 0 ; i <= 10 ; i++ ) alu.wval(prune4[i],(BYTE)1);
for( i = 0 ; i <= 10 ; i++ ) alu.wval(pruneB[i],(BYTE)1);
alu.hbem.ksel(6) ; 
alu.clearlut(0); 
alu.wval(25,(BYTE)1);
alu.hbam.ksel(7); 
alu.clearlut(0);
for( i = 0 ; i <= 7 ; i++ ) alu.wval(defker[i],(BYTE)1);
/ *  HF-150 board’s LUTs are skipped. * /
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/ *  End of procedure INITALLLUTS. * /
/* Start of procedure ERODEF. ♦/
void erodefO
fb_zoom(XNN); 
write_reg(adi[ADIEN],1);
write_reg(fb[PANE],4); 
write_reg(fb[SCRB],1); 
write_reg(fb[PANA],4); 
write_reg(fb[SCRA],1);
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ]));
write_reg(fb[SMASKA],255);
write_reg(rtc[DSEL],2);
write_reg(fb[ACQ],2); 
while(read.reg(fb[ACQ]));
write_reg(fb[SMASKA],65280) ;
write_reg(rtc[HLSEL] ,1); 
write_reg(rtc[K10] ,0) ;
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write_reg(rtc[K12],0);
write_reg(alu[LBANK],6);
write_reg(fb[ACq],2); 
while(read_reg(fb [ACQ]));
write_reg(fb[SMASKA],65535);
write_reg(adi[AOIEN],0); 
fb_zoom(Xl);
write_reg(fb[PANB],0); 
write_reg(fb[SCRB] ,0) ; 
write_reg(fb[PANA],0); 
write_reg(fb[SCRA],0);
/ *  End of procedure ERODEF. * /
/* Start of procedure ALEOBIWIAH. * /
void aleoblwiaiO
write_reg(fb[SMASKA],255);
sys_spin(ALU,0);
write_reg(alu[BUSEL],3); 
write_reg(alu[HBANK],0);
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write_reg(alu[OPSEL],4);
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ]));
write_reg(fb[SMASKA],65535);
/* End of procedure ALEOBIWIAH. */
/* Start of procedure FPBFAH. */
void fpbfaJiO
write_reg(fb[SMASKA],65280);
write_reg(rtc[HLSEL],1) ;  
write_reg(rtc [KOO],2); 
write_reg(rtc[K01],40); 
write_reg(rtc[K02],40); 
write_reg(rtc[K10],10); 
write_reg(rtc[Kll],5 ); 
write_reg(rtc[K12],20); 
write_reg(rtc[K20],2); 
write_reg(rtc[K21],40); 
write_reg(rtc[K22],40);
write_reg(fb[ACQ],2);
while(read_reg(fb[ACQ]));
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write_reg(fb[SMASKA],255) ;
write_reg(rtc[HLSEL],0); 
write_reg(rtc[K01],10); 
write_reg(rtc[K02],2); 
write_reg(rtc[K10],40) 
write_reg(rtc[K12],40) 
write_reg(rtc[K20],40) 
write_reg(rtc[K21] ,20)
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ] ));
write_reg(fb[SMASKA],65280);
write_reg(rtc[HLSEL],1); 
write_reg(rtc[KOO],40) 
write_reg(rtc[K01],40) 
write_reg(rtc[KIO],20) 
write_reg(rtc[K12],10) 
write_reg(rtc[K21],40) 
write_reg(rtc[K22],2);
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ]));
write_reg(fb[SMASKA],255);
write_reg(rtc[HLSEL] ,0) ; 
write_reg(rtc[K01],20) 
write_reg(rtc[K02],40) 
write_reg(rtc[K10],40) 
write_reg(rtc[K12],40)
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write_reg(rtc[K20],2); 
write_reg(rtc [K21],10);
write_reg(fb [ACQ],2); 
while(read.reg(fb[ACQ]));
/* End of procedure FPBFAH. */
/* Start of procedure FTIBFAH. */
void ftlbfcihO
write_reg(fb[SMASKA],65280);
write_reg(rtc[HLSEL],1); 
write_reg(rtc[KOO],0); 
write_reg(rtc[KOI],10); 
write_reg(rtc[K02],10); 
write_reg(rtc[K10],2); 
write_reg(rtc[Kll],5); 
write_reg(rtc[K12],10); 
write_reg(rtc[K20],0) 
write_reg(rtc[K21],2) 
write_reg(rtc[K22],0)
write_reg(fb[ACQ],2); 
while(read.reg(fb[ACQ]));
write_reg(fb[SMASKA],255);
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write_reg(rtc[HLSEL],0); 
write_reg(rtc[KOI],2); 
write_reg(rtc[K02],0); 
write_reg(rtc[K21],10); 
write_reg(rtc[K22],10);
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ]));
write_reg(fb[SMASKA],65280);
write_reg(rtc[HLSEL],1); 
write_reg(rtc [KIO],10); 
write_reg(rtc[K12],2); 
write_reg(rtc[K20],10); 
write_reg(rtc [K22],0);
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ]) ) ;
write_reg(fb[SMASKA],255);
write_reg(rtc[HLSEL],0) ; 
write_reg(rtc[KOO],10) ; 
write_reg(rtc[K01] ,10) ; 
write_reg(rtc[K20],0); 
write_reg(rtc[K21],2);
write_reg(fb[ACQ],2) ;
while(read.reg(fb[ACQ]));
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/* End of procedure FTIBFAH. */
/* Start of procedure FT2BFAH. */
void ft2bfah()
write_reg(fb[SMASKA],65280);
write_reg(rtc[HLSEL],1); 
write_reg(rtc[KOO] ,10); 
write_reg(rtc[KOI],10); 
write_reg(rtc[K02],10); 
write_reg(rtc[K10],0) 
write_reg(rtc[Kll] ,5) 
write_reg(rtc[K12],0) 
write_reg(rtc[K20] ,2) 
write_reg(rtc[K21],2) 
write_reg(rtc[K22],2)
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ]));
write_reg(fb[SMASKA],255);
write_reg(rtc[HLSEL],0); 
write_reg(rtc[K00],2) 
write_reg(rtc[K01],0) 
write_reg(rtc[K10],2) 
write_reg(rtc[K12],10); 
write_reg(rtc[K21],0);
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write_reg(rtc[K22],10);
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ]));
write_reg(fb[SMASKA],65280);
write_reg(rtc[HLSEL],1); 
write_reg(rtc[KOI],2) 
write_reg(rtc[K02],2) 
write_reg(rtc[KIO],0) 
write_reg(rtc[K12],0) 
write_reg(rtc[K20],10); 
write_reg(rtc[K21],10);
write_reg(fb[ACQ], 2 ) ; 
while(read_reg(fb[ACQ]));
write_reg(fb[SMASKA],255);
write_reg(rtc[HLSEL],0); 
write_reg(rtc [KOO],10); 
write_reg(rtc [KOI],0); 
write_reg(rtc[K10],10); 
write_reg(rtc[K12],2) 
write_reg(rtc[K21],0) 
write_reg(rtc[K22],2)
write_reg(fb[ACQ],2);
while(read.reg(fb[ACQ]));
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/* End of procedure FT2BFAH. */
/* Start of procedure TAHIBIWCS. */
void taihiblwcsO
write_reg(adi[DSEL],2); 
write_reg(adi[IBANK],2);
write_reg(fb[SMASKB],65280);
write_reg(fb[ACQ] ,2); 
while(read_reg(fb[ACQ] ));
write_reg(fb[SMASKB],65535);
/* End of procedure TAHIBIWCS. */
/* Start of procedure DILATEF. */
void dilatefO
fb_zoom(XNN); 
write_reg(adi[AOIEN],1);
write_reg(fb[PANB],4); 
write_reg(fb[SCRB],1);
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write_reg(fb[PANA],4) ; 
write_reg(fb[SCRA] ,1) ;
write_reg(rtc[DSEL] ,1) I 
write_reg(rtc[HLSEL] ,0); 
write_reg(rtc[K00] ,0) ; 
write_reg(rtc[KOI],10) ; 
write_reg(rtc[K02],0); 
write_reg(rtc[K10],10) ;  
write_reg(rtc[Kll],5); 
write_reg(rtc[K12],10); 
write_reg(rtc[K20],0); 
write_reg(rtc[K21] ,10) ; 
write_reg(rtc[K22],0);
write_reg(alu[LBANK],1); 
write_reg(alu[HBANK],2);
write_reg(fb[SMASKA],65280); 
write_reg(fb[BHL],1);
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ]));
write_reg(fb[SMASKA],255);
write_reg(rtc[DSEL],2) 
write_reg(rtc[KOO],10) 
write_reg(rtc[K02],10) 
write_reg(rtc[K20],10) 
write_reg(rtc[K22],10)
write_reg(fb[ACQ],2);
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while(read_reg(fb[ACQ]));
write_reg(fb[SMASKA],65280);
write_reg(rtc[HLSEL],1) ; 
write_reg(rtc[K00],0); 
write_reg(rtc[K02] ,0) 
write_reg(rtc[K20] ,0) 
write_reg(rtc[K22],0)
write_reg(fb[ACQ], 2 ) ; 
while(read_reg(fb[ACQ] ));
write_reg(fb[SMASKA],255);
write_reg(rtc[HLSEL],0); 
write_reg(rtc[KIO],0); 
write_reg(rtc[K12],0);
write_reg(alu[HBANK],6);
write_reg(fb [ACQ],2); 
while(read_reg(fb[ACQ]));
write_reg(fb[SMASKA],65535);
write_reg(adi[AOIEN],0); 
fb_zoom(Xl);
write_reg(fb[PANB], 0 ) ; 
write_reg(fb[SCRB],0); 
write_reg(fb[PANA],0); 
write_reg(fb[SCRA], 0 ) ;
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/* End of procedure DILATEE. */
/♦ Start of procedure AHE0B2WIAL. */
void a2ieob2wial ()
write_reg(fb[SMASKA],65280);
sys_spin(ALU,0);
write_reg(alu[BUSEL],3); 
write_reg(alu[ZSEL],2); 
write_reg(alu[LBANK],0); 
write_reg(alu[OPSEL],4);
write_reg(fb[ACQ],2); 
while(read_reg(fb [ACQ]));
write_reg(fb[SMASKA],65535);
/* End of procedure AHE0B2WIAL. */
/♦ Start of procedure FPBFAL. */
void fpbfalO
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write_reg(fb[SMASKA],255) ;
write_reg(rtc[HLSEL],0) ; 
write_reg(rtc[KOO],2); 
write_reg(rtc[KOI],40) 
write_reg(rtc[K02],40) 
write_reg(rtc[KIO],10) 
write_reg(rtc[Kll],5); 
write_reg(rtc[K12],20); 
write_reg(rtc[K20],2); 
write_reg(rtc[K21],40) ;  
write_reg(rtc[K22],40);
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ]));
write_reg(fb[SMASKA],65280);
write_reg(rtc[HLSEL],1); 
write_reg(rtc[KOI],10); 
write_reg(rtc[K02],2); 
write_reg(rtc[K10],40) 
write_reg(rtc[K12],40) 
write_reg(rtc[K20],40) 
write_reg(rtc[K21],20)
write_reg(fb[ACQ],2); 
while(read.reg(fb[ACQ] ) ) ;
write_reg(fb[SMASKA],255);
APPENDIX A. PROGRAM LISTINGS 159
write_reg(rtc[HLSEL],0); 
write_reg(rtc[KOO],40); 
write_reg(rtc[KOI],40) 
write_reg(rtc [KIO],20) 
write_reg(rtc [K12],10) 
write_reg(rtc[K21],40) 
write_reg(rtc[K22],2);
write_reg(fb[ACQ], 2 ) ; 
while(read_reg(fb[ACQ]));
write_reg(fb[SMASKA],65280);
write_reg(rtc[HLSEL] ,1); 
write_reg(rtc[K01] ,20) 
write_reg(rtc[K02],40) 
write_reg(rtc[K10],40) 
write_reg(rtc[K12],40) 
write_reg(rtc[K20],2); 
write_reg(rtc[K21],10);
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ]));
/ *  End of procedure FPBFAL. ♦/
/♦ Start of procedure FTIBFAL. ♦/
void ftlbfalO
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write_reg(fb[SMASKA],255);
write_reg(rtc[HLSEL],0); 
write_reg(rtc[KOO],0); 
write_reg(rtc[KOI],10); 
write_reg(rtc[K02],10); 
write_reg(rtc[K10],2); 
write_reg(rtc[Kll],5); 
write_reg(rtc[K12],10); 
write_reg(rtc[K20],0) 
write_reg(rtc[K21],2) 
write_reg(rtc[K22],0)
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ]));
write_reg(fb[SMASKA],65280);
write_reg(rtc[HLSEL],1); 
write_reg(rtc[KOI],2); 
write_reg(rtc[K02],0); 
write_reg(rtc[K21],10); 
write_reg(rtc[K22],10);
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ]));
write_reg(fb[SMASKA],255);
write_reg(rtc[HLSEL],0);
write_reg(rtc[KIO],10);
write_reg(rtc[K12],2);
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write_reg(rtc[K20],10); 
write_reg(rtc [K22],0);
write_reg(fb [ACQ],2); 
while(read_reg(fb[ACQ]));
write_reg(fb[SMASKA],65280);
write_reg(rtc[HLSEL],1); 
write_reg(rtc[KOO] ,10) ; 
write_reg(rtc[KOl],10) ; 
write_reg(rtc[K20] ,0) ; 
write_reg(rtc[K21] ,2) ;
write_reg(fb[ACq],2) ; 
while(read_reg(fb[ACQ] ) ) ;
}
/* End of procedure FTIBFAL. */
/* Start of procedure FT2BFAL. */
void ft2bfal()
write_reg(fb[SMASKA],255);
write_reg(rtc[HLSEL] ,0) ; 
write_reg(rtc[K00],10) 
write_reg(rtc[K01],10) 
write_reg(rtc[K02],10)
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write_reg(rtc[K10],0) 
write_reg(rtc[Kll] ,5) 
write_reg(rtc[K12],0) 
write_reg(rtc[K20],2) 
write_reg(rtc[K21],2) 
write_reg(rtc[K22],2)
write_reg(fb[ACQ],2); 
while(read.reg(fb[ACQ] ) ) ;
write_reg(fb[SMASKA],65280);
write_reg(rtc[HLSEL],1); 
write_reg(rtc[KOO],2); 
write_reg(rtc[KOI],0); 
write_reg(rtc[KIO],2); 
write_reg(rtc[K12],10); 
write_reg(rtc [K21],0); 
write_reg(rtc[K22],10);
write_reg(fb[ACq],2); 
while(read.reg(fb[ACQ]));
write_reg(fb[SMASKA],255) ;
write_reg(rtc[HLSEL],0) ; 
write_reg(rtc[K01],2) 
write_reg(rtc[K02],2) 
write_reg(rtc[K10],0) 
write_reg(rtc[K12] ,0) 
write_reg(rtc[K20],10); 
write_reg(rtc[K21],10);
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write_reg(fb[ACq], 2 ) ; 
while(read.reg(fb[ACQ] ) ) ;
write_reg(fb[SMASKA],65280);
write_reg(rtc[HLSEL],1); 
write_reg(rtc[KOO],10); 
write_reg(rtc[K01],0); 
write_reg(rtc[KIO],10); 
write_reg(rtc[K12] ,2) 
write_reg(rtc[K21],0) 
write_reg(rtc[K22],2)
write_reg(fb[ACQ],2); 
while(read_reg(fb [ACQ]));
/ *  End of procedure FT2BFAL. * /
/ *  Start of procedure ALOBIWIAH. */
void aloblwiahO
write_reg(fb[SMASKA],255);
sys_spin(ALU,0);
write_reg(fb[PANB],18); 
write_reg(fb[BHL] ,0) ;
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write_reg(alu[BUSEL] ,3) ; 
write_reg(alu[HBANK],0); 
write_reg(alu[OPSEL],6) ;
write_reg(fb[ACQ],2) ;  
while(read_reg(fb[ACQ])) ;
write_reg(fb[SMASKA],65535) ;
/ *  End of procedure ALOBIWIAH. * /
/* Start of procedure DDCFAHTAL. * /
void ddcfahtalO
write_reg(fb[SMASKA],65280);
write_reg(rtc[HLSEL],1); 
write_reg(rtc[K00],10) 
write_reg(rtc[K01],10) 
write_reg(rtc[K02],10) 
write_reg(rtc[K10],10) 
write_reg(rtc[Kll],5); 
write_reg(rtc[K12],10) 
write_reg(rtc[K20],10) 
write_reg(rtc[K21],10) 
write_reg(rtc[K22],10)
write_reg(fb[ACQ],2);
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while(read_reg(fb[ACQ]));
/* End of procedure DDCFAHTAL. */
/* Staxt of procedure ERRFRA. ♦/
void errfraO
int eetn; 
int etotcd; 
int li;
int eela[128][3]; 
int dvfeetn;
printf("\a");
eetn=0 ; 
etotcd=0 ; 
li=0 ;
while(li<tnoel)
{
if(ela[li][0]!=etotcd)
{
etotcd=ela[li][0] ; 
eelaCeetn] [0]=ela[li] [0] ; 
eelaCeetn] [l]=ela[li] [l] ; 
eelaCeetn] [2]=ela[li] [2] ; 
eetn++;
}
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else
{
dvfeetn=eetn-l;
while((etotcd==eela[dvfeetn][0])&&
(((ela[li] [1] <=(eela[dvf eetn] [1]-11)) I 
(ela[li][1]>=(eela[dvfeetn]Cl]+ll)))I I 
((ela[li][2]<=(eela[dvfeetn] [2]-11)) I 1 
(elaCli][2]>=(eela[dvfeetn] [2]+ll))))) 
dvfeetn— ;
if(etotcd!=eela[dvfeetn][0])
{
eelaCeetn] [0]=ela[li] [0] ; 
eelaCeetn] [l]=ela[li] [l] ; 
eelaCeetn] [2]=ela[li] [2] ; 
eetn++;
}
}
li++;
}
write_reg(adi[RSEL],0); 
write_reg(adi[GSEL],0); 
write_reg(adi[BSEL],0);
write_reg(adi[OBANK],4);
write_reg(fb[ABSEL],1)»
write_reg(fb[PM],1); ^
write_reg(fb[MEMEN],1); 
write_reg(fb[HMASK],255);
dyn_luts(0,0,512,512,2);
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for( li = 0 ; li < eetn ; li++ )
dyn_luts(eela[li][1]-1 0,eela[li][2]-1 0,2 1 ,l, 
eelaCli] [0] +6) ;
dyn_luts(eela[li][l]-1 0,eela[li][2]+1 0,2 1 ,l, 
eela[li][0]+6);
dyn_luts(eela[li][l]-1 0,eGla[li][2]-1 0 ,l,2 1 , 
eelaCli] [0]+6) ;
dyn_luts(eela[li][l]+1 0,eela[li][2]-1 0,l,2 1 , 
eelaCli] [0]+6) ;
}
adi.lutmode(DYNAMIC);
/ *  End of procedure ERRFRA. */
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/ *
/*
/ *
/♦
/*
/ *
/♦
/*
/ *
Source code of the defect detection software named
PCBCP.C
Copyright February, 1990 
by Seyfullah Halit Oguz
* /
* /
♦/
* /
* /
* /
* /
* /
* /
#include <stdio.h> 
#include <math.h> 
#include "itexlSO.h" 
#include "ipa.h" 
#include "regop.h"
void initalllutsO ; 
void lolesyinO; 
void tblialwpt(); 
void dilatelO; 
void dilate2 (); 
void dilateSO; 
void alablwiahSO; 
void tahiblwusO; 
void tb2ialwpt(); 
void aleoblwieihSO; 
void tahib2wus(); 
void fpbbfalO; 
void aheoblwialO; 
void erodefO;
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void aleoblwiaJiO ; 
void fpbfahO; 
void ftlbfcihO ; 
void ft2bfali() ; 
void tahiblwcsO; 
void dilatefO; 
void aheob2wial(); 
void fpbfalO; 
void ftlbfalO; 
void ft2bfal(); 
void aloblwiahO ; 
void ddcfahtalO; 
void erodet3e(); 
void errfraO ;
int thinl[ll]=-C5,7,15,17,19,25,27,29,35,37,39>; 
int thin2[15]={5,7,9,15,17,19,21,25,27,29,31,35,37,39,41}; 
int prunel[ll]={5,9,27,29,35,37,39,45,47,49,55}; 
int prune2[ll]={57,59,65,67,69,75,77,79,85,87,89}; 
int prune3[ll]={95,97,99,105,107,109,115,117,119,125,127}; 
int prune4 [11]={129,135,137,139,145,147,149,155,157,159, 
165};
int prune5 [11]={167,169,175,177,179,185,187,189,195,197, 
199};
int defker[8]={5,15,35,45,55,65,75,85}; 
int ela[512] [3] ; 
int tnoel;
int fa3111[8]={3,4,5,8,9,10,14,15}; 
int fa3121 [6]={18,19,20,24,25,30}; 
int pruneb[40]={10,11,12,13,14,15,
30,31,32,33,34,35,
50,51,52,53,54,55,
70,71,72,73,74,75,
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90,91,92,93,94,95,
110,111,112,113,114,115,
100,102,103,104};
/ *  Start of procedure MAIN. * /
mainO
char ccl; 
int i; 
int pe; 
int tl2e; 
int os;
DWORD tfc; 
int li; 
int lil;
WORD xval; 
int xc;
WORD yval; 
int yc;
err_level(2); 
load_cfg("mg_cfg"); 
initsysO;
/* * itc ])c/
tnoel=0 ;
initalllutsO ; /* Initialize all system LUTs. */
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lolesyinO ; /* Low level system initialization. */
printf ("Press any key to snap the test image into fraiae 
stores B1 & B2, \n");
printf(" and to start the execution of the D.D.
algorithms. \n"); 
ccl=getch();
write_reg(fb[ACq],2); 
while(read_reg(fb[ACQ])); 
write_reg(fb[SMASKB],65535); 
write_reg(fb[BSPOE],0);
write_reg(fb[ACQ],2); 
while(read_reg(fb [ACQ])); 
write_reg(fb[SMASKA],65535);
write.regCfb[SMASKB],65280); 
write_reg(fb[BSPOE],1); 
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ])); 
write_reg(fb[SMASKB],65535); 
write_reg(fb[BSPOE],0);
write_reg(fb[PANA],488);
write_reg(alu[OPSEL],3); 
write_reg(fb[SMASKA],0); 
write_reg(fb[ACQ],2); 
while(read.reg(fb [ACQ])); 
write_reg(fb[SMASKA],65535);
.write.regCfb[SMASKB],65280);
APPENDIX A. PROGRAM LISTINGS 172
write_reg(fb[BSPOE],1); 
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ] ) ) ;  
write.reg(fb[SMASKB],65535); 
write_reg(fb[BSPOE],0);
write_reg(fb[PANA],464);
write_reg(fb[SMASKA] ,0); 
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ] )); 
write_reg(fb[SMASKA],65535) ;
write_reg(fb[SMASKB],65280); 
write_reg(fb[BSPOE] ,1); 
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ])); 
write_reg(fb[SMASKB],65535); 
write_reg(fb[BSPOE],0);
write_reg(fb[PANA],440);
write_reg(fb[SMASKA],0); 
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ])); 
write_reg(fb[SMASKA],65535);
write_reg(fb[SMASKB],65280); 
write_reg(fb[BSPOE],1); 
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ]));
write.regCfb[SMASKB],65535); 
write_reg(fb[BSPOE],0) ;
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write_reg(fb[PANA],416);
write_reg(fb[SMASKA] ,0) ; 
write_reg(fb[ACq],2); 
while(read_reg(fb[ACQ])) ; 
write_reg(fb[SMASKA],65535) ;
write_reg(adi[IBANK],6); 
write_reg(adi[DSEL] ,1) ; 
write_reg(fb[SMASKB] ,0) ; 
write_reg(fb[ACQ],2) ; 
while(read_reg(fb[ACQ] )) ; 
write_reg(fb[SMASKB],65535) ;
write_reg(adi[DSEL],0) ; 
write_reg(adi[IBANK],4); 
write_reg(adi[OBANK],5) ; 
write_reg(fb[PANA],0); 
write_reg(fb[PANB],18); 
write_reg(fb[SMASKA],65280); 
write_reg(alu[KSEL],0) ; 
write_reg(alu[LBANK],6); 
write_reg(alu[HBANK],6) ; 
write_reg(alu[SWAP],1); 
write_reg(alu[OPSEL],0);
tblialwpt0 ;
alu_hgroupsel(LLUT); 
alu_hb2uiksel(6) ; 
alu_wval(2,(BYTE)0); 
for( i = 1 ; i <= 5 i++ ) alu_wval(i*5,(BYTE)l);
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alu_hgroupsel(HLUT); 
alu_hbanksel(6); 
alu_wval(2,(BYTE)0);
for( i = 1 ; i <= 5 ; i++ ) alu_wval(i*5,(BYTE)1);
d ila te lO  ;
d ila te2()
d ila te2()
d ila te2()
dilateSO
alablwiali3() ;
tadiiblwusO;
write_reg(fb[PANB],18);
write_reg(fb[PANB],0) ;
alu_hgroupsel(LLUT); 
alu_hbanksel(6 ) ; 
alu_wval(l,(BYTE)l); 
alu_hgroupsel(HLUT); 
alu_hbanksel(6); 
alu_wval(l,(BYTE)l);
write_reg(fb[PANB],18);
tb2ialwpt0 ;
aleoblwiakSO;
tahib2wus();
alu_hgroupsel(LLUT); 
alu_hbanksel(l);
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for( i = 1 ; i <= 8 ; i++ ) alu_wval(i*5,(BYTE)O); 
alu_hb5Lnksel(6) ;
for( i = 1 ; i <= 5 ; i++ ) alu_wval(i*5,(BYTE)O); 
alu_wval(l,(BYTE)0);
alu_wval(15,(BYTE)l); 
alu_hbanksel(3); 
alu_wval(9,(BYTE)l); 
alu.wval(3 0 ,(BYTE)1); 
alu_hbeLnksel(4) ; 
alu.wval(1 1 ,(BYTE)1); 
alu.wval(3 0 ,(BYTE)1); 
alu.hgroupsel(HLUT); 
alu .h bank sel(l);
for( i = 1 ; i <= 8 ; i++ ) alu.wval(i*5,(BYTE)0); 
alu.hbanksel(6);
for( i = 1 ; i <= 5 ; i++ ) alu.wval(i*5,(BYTE)0); 
alu.wval(1,(BYTE)0);
alu.wval(15,(BYTE)1); 
alu.hbanksel(3); 
alu.w val(9,(BYTE)l); 
alu.wval(3 0 ,(BYTE)1); 
alu.hbanksel(4 ) ; 
alu .w val(ll,(B Y T E )l); 
alu.wval(3 0 ,(BYTE)1);
fb.zoom(XIiN) ;
write.reg(adi[AOIEN],1);
sys.spin(RTC,0);
write.reg(fb[PAWB], 2 2 ); 
write.reg(fb[SCRB],1); 
write.reg(fb[PANA],4);
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write_reg(fb[SCRA],1 ) ;
write_reg(rtc[DSEL],1 ) ;  
w rite_reg(rtc[K21],0 ) ;
write_reg(alu[BUSEL],0 ); 
write_reg(alu[LBANK],6); 
write_reg(alu[OPSEL],0);
write_reg(fb[SMASKA],65280);
write_reg(fb[ACQ],2 ) ;  
while(read_reg(fb[ACQ] ) ) ;
write_reg(fb[SMASKA],255); 
write_reg(rtc[DSEL],2 ) ;
write_reg(alu[LBANK],3 ) ;  
write_reg(alu[HBANK],3); 
f t lb f a lO ;
write_reg(alu[LBANK],4 ) ;  
write_reg(alu[HBANK],4 ) ;  
f t 2 b fa l( ) ;
write_reg(fb[SMASKA],255);
alu_hgroupsel(LLUT); 
alu_hbanksel(6);
for( i = 0 ; i <= 39 ; i++ ) alu_wval(pruneb[i],(BYTE)1); 
alu_hgroupsel(HLUT) ; 
alu_hbanksel(6);
for( i = 0 ; i <= 39 ; i++ ) alu_wval(pruneb[i],(BYTE)1);
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write_reg(alu[LBANK],6); 
write_reg(alu[HBANK],6); 
fpbbfalO ;
write_reg(alu[LBANK],3); 
write_reg(alu[HBANK],3); 
ftlbfal();
write_reg(alu[LBANK],4); 
write_reg(alu[HBANK],4); 
ft2bfal();
write_reg(alu[LBANK],6); 
write_reg(alu[HBANK] ,6); 
fpbbfalO ;
write_reg(fb[SMASKA],65535) ;
write_reg(adi[AOIEN] ,0); 
fb_zoom(Xl);
write_reg(fb[PANB],0); 
write_reg(fb[SCRB],0); 
write_reg(fb[PANA],0); 
write_reg(fb[SCRA],0);
write_reg(fb[PANB],18);
alablwÍ2Lh3() ;
aheoblwialO ;
.write_reg(fb[PM] ,0) ;
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write_reg(fb[MEMEN],1); 
write_reg(fb[HMASK],65280);
for( i = 0 ; i <= 15 ; i++ ) fb_cvline(AL0W,i,0,512,0);
for( i = 496 ; i <= 511 ; i++ ) fb_cvline(AL0W,i,0,512,0);
for( i = 0 ; i <= 27 ; i++ ) fb_chline(AL0W,0,i,512,0);
for( i = 484 ; i <= 511 ; i++ ) fb_chline(AL0W,0,i,512,0);
write_reg(fb[HMASK],65535); 
write_reg(fb[MEMEN],0); 
write_reg(fb[PM],2);
write_reg(hf[ACQ],1); 
while(read.reg(hf[ACQ]));
tfc=hf_getcount(-1);
write_reg(hf[AUTO],0);
pe=0;
li=l;
lil=tfc;
while( li<=lil )
{
write.regChf[SMODE],4); 
write_reg(hf[ADDR],li-l); 
xval=read_reg(hf[DATA]); 
xc=xval&OxlFF; 
if( xc<=15 I I xc>=496 ) ; 
else -[
write_reg(hf[SMODE],5); 
yval=read_reg(hf[DATA]); 
yc=yval&OxlFF; 
if( yc<=27 II yc>=484 ) ;
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else {
pe=l;
elaCtnoel] [0]=1; 
elaCtnoel] [l]=xc ; 
elaCtnoel] [2]=yc; 
tnoel++;
li++;
}
prin tf("pe= /id \n ",p e);
write_reg(hf[CLR] ,1) ;
write_reg(rtc[DSEL] ,1); 
write_reg(rtc[HLSEL] ,0); 
write_reg(rtc[KOO],0); 
write_reg(rtc[KOI],10); 
write_reg(rtc[K02],0); 
write_reg(rtc[K10],10); 
write_reg(rtc[Kll],5); 
write_reg(rtc[K12],10); 
write_reg(rtc[K20],0); 
write_reg(rtc[K21],10); 
write_reg(rtc[K22],0);
write_reg(alu[BUSEL],0 ) ;  
write_reg(alu[ZSEL],3 ) ;  
write_reg(alu[LBANK],1) 
write_reg(alu[HBANK],1) 
write_reg(alu[OPSEL],0)
alu_hgroupsel(LLUT);
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alu_hbanksel(6);
for( i = 0 ; i <= 39 ; i++ ) alu_wval(priineb[i] , (BYTE)O); 
alu.wval(25,(BYTE)1); 
alu_hbanksel(3); 
alu_wval(9,(BYTE)O); 
alu_wval(30,(BYTE)O); 
alu_hbanksel(4); 
alu_wval(ll,(BYTE)0); 
alu.wval(30,(BYTE)0); 
alu_hgroupsel(HLUT); 
alu_hbcinksel(6) ;
for( i = 0 ; i <= 39 ; i++ ) alu.wval(pruneb[i],(BYTE)0); 
alu.wval(25,(BYTE)1); 
alu.hbanksel(3); 
alu.wval(9,(BYTE)0); 
alu.wval(30,(BYTE)0); 
alu.hbanksel(4); 
alu.wval(11,(BYTE)0); 
alu.wval(30,(BYTE)0);
sys.spin(RTC,0); 
write.reg(fb[SMASKA],65280); 
write.reg(fb[BHL],1);
erodef0;
aleoblwiahO ;
fb.zoom(XNN) ; 
write_reg(adi[AOIEN],1); 
sys.spin(RTC,0); 
write.reg(fb[PANA], 4 ) ; 
write.reg(fb[SCRA],1);
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write_reg(alu[BUSEL],0); 
write_reg(alu[LBANK],5) 
write_reg(alu[HBANK],5) 
write_reg(alu[OPSEL],0)
fpbfcihO ;
write_reg(alu[LBANK],3); 
write_reg(alu[HBANK],3); 
ftlbfahO ;
write_reg(alu[LBANK], 4 ); 
write_reg(alu[HBANK], 4 ); 
ft2bfah();
write_reg(alu[LBANK],5); 
write_reg(alu[HBANK],5); 
fpbfahO ;
write_reg(alu[LBANK],3); 
write_reg(alu[HBANK],3); 
ftlbfahO ;
write_reg(alu[LBANK],5); 
write_reg(alu[HBANK],5); 
fpbf ah();
write_reg(fb[SMASKA],65535); 
write_reg(adi[AOIEN],0); 
fb_zoom(Xl) ; 
write_reg(fb[PANB],0) ;  
write_reg(fb[SCRB],0); 
write_reg(fb[PANA],0);
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write_reg(fb[SCRA],0);
taJiiblwcsO ;
alu_hgroupsel(LLUT); 
alu_hbeLnksel(l) ;
for( i = 1 ; i <= 8 ; i++ ) alu_wval(i*5,(BYTE)1); 
alu_hbanksel(6);
for( i = 1 ; i <= 4 ; i++ ) alu_wval(i*5,(BYTE)l); 
alu_hgroupsel(HLUT); 
alu_hbanksel(l);
for( i = 1 ; i <= 8 ; i++ ) alu.wval(i*5,(BYTE)1); 
alu_hbanksel(6);
for( i = 1 ; i <= 4 ; i++ ) alu_wval(i*5,(BYTE)1); 
dilatef0; 
aheob2wial();
fb_zoom(XNN); 
write_reg(adi[AOIEN],1); 
sys_spin(RTC,0); 
write_reg(fb[PANA],4); 
write_reg(fb[SCRA],1); 
write_reg(alu[BUSEL],0); 
write_reg(alu[ZSEL],3); 
write_reg(alu[LBANK],5) 
write_reg(alu[HBANK],5) 
write_reg(alu[OPSEL],0)
fpbfalO;
write_reg(alu[LBANK],3);
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write_reg(alu[HBANK],3); 
ftlbfalO ;
write_reg(alu[LBANK],4); 
write_reg(alu[HBANK],4); 
ft2bfal();
write_reg(alu[LBANK],5); 
write_reg(alu[HBANK],5); 
fpbfalO ;
write_reg(alu[LBANK],3); 
write_reg(alu[HBANK],3); 
ftlbfalO;
write_reg(alu[LBANK],5); 
write_reg(alu[HBANK],5); 
fpbfalO ;
write.reg(fb[SMASKA],65535); 
write_reg(adi[AOIEN],0); 
fb_zoom(Xl); 
write_reg(fb[PANB],0) 
write_reg(fb[SCRB],0) 
write_reg(fb[PANA],0) 
write_reg(fb[SCRA],0)
aloblwiadiO;
fb_zoom(XNN); 
write_reg(adi[AOIEN],1); 
sys_spin(RTC,0); 
write_reg(fb[PANA],4);
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write_reg(fb[SCRA],1); 
write_reg(alu[BUSEL],0); 
write_reg(alu[LBANK],5) 
write_reg(alu[HBANK],5) 
write_reg(alu[OPSEL],0)
fpbfahO;
write_reg(alu[LBANK],3); 
write_reg(alu[HBAWK],3); 
ftlbfah();
write_reg(alu[LBANK],4); 
write_reg(alu[HBANK],4); 
ft2bfali() ;
write_reg(alu[LBANK],5); 
write_reg(alu[HBANK],5); 
fpbfaLhO ;
write_reg(alu[LBANK],3); 
write_reg(alu[HBANK],3); 
ftlbfahO;
write_reg(alu[LBANK],4); 
write_reg(alu[HBANK],4); 
ft2bfah();
write_reg(alu[LBANK],5); 
write_reg(alu[HBANK],5); 
fpbfahO;
write_reg(alu[LBANK],7);
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write_reg(alu[HBANK],7); 
ddcf ahtalO ;
write_reg(fb[SMASKA],65535) ; 
write_reg(adi[AOIEN] ,0) ; 
fb_zoom(Xl); 
write_reg(fb[PANE] ,0); 
write_reg(fb[SCRB] ,0); 
write_reg(fb[PANA],0); 
write_reg(fb[SCRA],0);
write_reg(fb[PM],0); 
write_reg(fb[MEMEN],1); 
write_reg(fb[HMASK],65280) ;
for( i = 0 ; i <= 15 ; i++ ) fb_cvline(ALDW,i,0,512,0);
for( i = 496 ; i <= 511 ; i++ ) fb_cvline(AL0W,i,0,512,0);
for( i = 0 ; i <= 27 ; i++ ) fb_chline(AL0W,0,i,512,0);
for( i = 484 ; i <= 511 ; i++ ) fb_chline(AL0W,0,i,512,0);
write_reg(fb[HMASK],65535); 
write_reg(fb[MEMEN],0); 
write_reg(fb[PM],2);
write_reg(hf[ACQ],1); 
while(read_reg(hf[ACQ]));
tfc=hf_getcount(-1);
write_reg(hf[AUTO],0);
tl2e=0;
li=l;
lil=tfc;
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while( li<=lil )
write.regChf[SMODE],4); 
w r i t e _ r e g ( h f [ A D D R ] ; 
xval=read_reg(hf [DATA]); 
xc=xval&OxlFF; 
if( xc<=15 I I xc>=496 ) ; 
else {
write_reg(hf[SMODE],5); 
yval=read_reg(hf [DATA]); 
yc=yval&OxlFF; 
if( yc<=27 II yc>=484 ) ; 
else ■[
tl2e=l;
ela[tnoel] [0]=2; 
ela[tnoel] [l]=xc; 
ela[tnoel] [2]=yc; 
tnoel++;
>
}
li++;
}
printf("tl2e= */d \n",tl2e); 
write_reg(hf[CLR],1); 
if( tnoel>0 ) errfraO;
/* End of procedure MAIN. */
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/* Start of procedure LOLESYIN. */ 
void lolesyinO
/* This part of the program initializes the ADI-150
registers for the beginning of the main procedure. */
write_reg(adi[DSEL],0) 
write_reg(adi[RSEL],0) 
write_reg(adi[GSEL],0) 
write_reg(adi[BSEL],0) 
write_reg(adi[VSEL],0) 
write_reg(adi[FBSEL],0); 
write_reg(adi[AOIEN],0); 
write_reg(adi[CLK],1); 
write_reg(adi[VIEN],0); 
write_reg(adi[HIEN],0); 
write_reg(adi[IBANK],4) 
write_reg(adi[OBANK],6) 
write_reg(adi[OMODE],1) 
write_reg(adi[CMODE] ,1) 
write_reg(adi[AUTO] ,0) ; 
write_reg(adi[DMODE],0); 
write_reg(adi[AOIHB],32); 
write_reg(adi[XSZ],504); 
write_reg(adi[AOIVB],22); 
write_reg(adi[YSZ],510); 
adi_level(60,0);
/* This part of the program initializes the FB-150
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registers for the beginning of the main procedure. */
sys_spin(ALU,0); 
write_reg(fb[PANA],0) 
write_reg(fb[PANB],0) 
write_reg(fb[SCRA],0) 
write_reg(fb[SCRB],0) 
fb_zoom(Xl); 
write_reg(fb[X],0); 
write_reg(fb[Y],0); 
write_reg(fb[YPEN],1); 
write_reg(fb[YDIR],1); 
write_reg(fb[YAS],0); 
write_reg(fb[XPEN],1); 
write_reg(fb[XDIR],1); 
write_reg(fb[XAS],0); 
write_reg(fb[YSTEP],0) 
write_reg(fb[XSTEP],0) 
write_reg(fb[MAPEN],0) 
write_reg(fb[MSIZE],3) 
write_reg(fb[ABSEL],0) 
write_reg(fb[HAMODE],1); 
write_reg(fb[PSL],0); 
write_reg(fb[TML],0); 
write_reg(fb[PBENL],1); 
write_reg(fb[PSH],0); 
write_reg(fb[TMH],0); 
write_reg(fb[PBENH],1); 
write_reg(fb[HMASK],65535); 
write_reg(fb[SMASKA],0); 
write_reg(fb[SMASKB],65280); 
write_reg(fb[P0E],0); 
write_reg(fb[WENA],1);
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write_reg(fb[WENB] ,1) ; 
write_reg(fb[PM] ,2); 
write_reg(fb[MEMEN],0); 
write_reg(fb[BHL],0); 
write_reg(fb[BSPOE],1); 
write_reg(fb[RESET],1); 
write_reg(fb[ACq],3) ;
/* This part of the program initializes the ALTJ-150
registers for the beginning of the main procedure. */
write_reg(alu[Kl],0) 
write_reg(alu[K2],0) 
write_reg(alu[K3],0) 
write_reg(alu[K4],0) 
¥rite_reg(alu[KSEL],1); 
write_reg(alu[BUSEL],3) ;  
write_reg(alu[WSEL],0) 
write_reg(alu[XSEL] ,1) 
write_reg(alu[YSEL] ,2) 
write_reg(alu[ZSEL],3) 
write_reg(alu[LBANK],0); 
write_reg(alu[HBANK],0); 
write_reg(alu[SWAP],0); 
write_reg(alu[YM0DE],0); 
write_reg(alu[ZM0DE],0); 
write_reg(alu[RC0N],0); 
write_reg(alu[MPYEN],0); 
write_reg(alu[MASK],65535); 
write_reg(alu[AMT],0); 
write_reg(alu[LR],1); 
write_reg(alu[SR],0); 
write_reg(alu[SM0DE],0);
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write_reg(alu[OPSEL],0); 
writG_reg(alu[CYl],0); 
write_reg(alu[FBEN],0); 
write_reg(alu[ABSEN],0) 
write_reg(alu[CLPEN],0) 
write_reg(alu[OVJEN],0) 
write_reg(alu[AMODE],0) 
write_reg(alu[BSWS],1); 
write_reg(alu[MIN],0); 
write_reg(alu[MAX],255); 
write_reg(alu[RESET] ,0) ; 
write_reg(alu[CLBANK],0) ; 
write_reg(alu[CLSEN],0); 
write_reg(alu[ACQEN] ,1) ; 
write_reg(alu[ACQ],0); 
write_reg(alu[MMODE],1); 
write_reg(alu[INTEN],0);
/♦ This part of the program initializes the RTC-150
registers for the beginning of the main procedure. ♦/
write_reg(rtc[0MGDE],1); 
write_reg(rtc[DSEL],2); 
write_reg(rtc[HLSEL],0) 
write_reg(rtc[INTEN],0) 
write_reg(rtc[PM0DE],0) 
write_reg(rtc[RESET],0) 
write_reg(rtc[0PSEL],3) 
write_reg(rtc[ABSEN],0) 
write_reg(rtc[CLPEN],0) 
write_reg(rtc[0VJEN],0) 
write_reg(rtc[AM0DE],0) 
write_reg(rtc[BSWS],0);
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write_reg(rtc[SMODE],0); 
write_reg(rtc[SR],0); 
write_reg(rtc[LR],0); 
write_reg(rtc[AMT],0); 
write_reg(rtc[K00],0); 
write_reg(rtc[KOI],10); 
write_reg(rtc[K02],0); 
write_reg(rtc[K10],10); 
write_reg(rtc [Kll],5); 
write_reg(rtc[K12],10); 
write_reg(rtc[K20],0); 
write_reg(rtc[K21],10); 
write_reg(rtc[K22],0);
/* This part of the program initializes the HF-150
registers for the beginning of the main procedure. */
hf.mode(FEATURE); 
write.regChf[CAQEN],0); 
hf.period(FRAME); 
write.reg(hf[ACQ],0); 
write.reg(hf[RESET],0); 
write.reg(hf[CMDDE],0); 
write.reg(hf[CLR],1); 
write.reg(hf[BUSEL],1); 
write.reg(hf[SMODE],4); 
write.reg(hf[MEMSEL],0); 
write.reg(hf[BANK],0); 
write.reg(hf[AUTO],0); 
hf.clearlut(0); 
hf.deffet(0,l); 
hf.deffet(0,257); 
hf.deffet(0,513);
APPENDIX A. PROGRAM LISTINGS 192
hf.deffet(0,769); 
write_reg(hf[MEMSEL],1); 
write_reg(hf[AUTO],0);
/* IPA-150 board’s registers’ initialization is skipped. ♦/
/* End of procedure LOLESYIN. */
/* Start of procedure INITALLLUTS. */
void initalllutsO
int i;
adi_initluts();
adi_hgroupsel(INPUT) ;
adi_hbzLnksel(0) ; 
adi_clearlut(0);
adi_hbcinksel(l); 
adi_clearlut( 1) ;
/ *  2 -> linear. * /
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adi_hban ksG l(4 );
for( i = 0 ; i <= 80 ; i++ ) adi_wval(i,(BYTE)1);
for( i = 81 ; i <= 180 ; i++ ) adi_wval(i,(BYTE)O);
for( i = 181 ; i <= 255 ; i++ ) adi_wval(i,(BYTE)6);
adi_hbanksel(6); 
adi_clearlut(0);
for( i = 0 ; i <= 7 ; i++ ) adi_wval(fa3111[i],(BYTE)1);
for( i = 0 ; i <= 5 ; i++ ) adi_wval(fa3121[i],(BYTE)2);
adi_hgroupsel(RED);
adi_hbanksel(0); 
adi.clearlut(0);
adi_hbanksel(1); 
adi_clearlut(130);
/ *  2 - > linear. * /
adi_hb2Lnksel(5); 
adi_wval(0,(BYTE)70) ; 
adi_wval(l,(BYTE)0); 
adi.wval(2,(BYTE)130);
adi_hbanksel(6) ;
for( i = 0 ; i <= 80 ; i++ ) adi_wval(i,(BYTE)O); 
for( i = 81 ; i <= 180 ; i++ ) adi_wval(i,(BYTE)70); 
for( i = 181 ; i <= 255 ; i++ ) adi_wval(i,(BYTE)130);
adi_hbanksel(7);
adi_clearlut(255);
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adi_hbanksel(8); 
adi_clearlut(0);
adi_hbanksel(9); 
adi.clearlut(0);
adi_hgroupsel(GREEN);
adi_hbanksel(0); 
adi_clearlut(0);
adi_hbanksel(l); 
adi.clearlut(130);
/* 2 -> linear. */
adi_hbanksel(5); 
adi_wval(0,(BYTE)70); 
adi_wval(l,(BYTE)0); 
adi.wval(2,(BYTE)130);
adi_hbanksel(6);
for( i = 0 ; i <= 80 ; i++ ) adi_wval(i,(BYTE)O); 
for( i = 81 ; i <= 180 ; i++ ) adi_wval(i,(BYTE)70); 
for( i = 181 ; i <= 255 ; i++ ) adi.wval(i,(BYTE)130);
adi_hbanksel(7); 
adi.clearlut(0);
adi_hbanksel(8); 
adi_clearlut(255);
adi_hbanksel(9) ;
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adi_clearlut(0);
adi_hgroupsel(BLUE);
adi_hbanksel(0 ) ; 
adi_cleaxlut(0);
adi_hbanksel(l); 
adi_clearlut(130);
/♦ 2 -> linear. * /
adi_hbanksGl(5); 
adi_wval(0,(BYTE)70); 
adi_wval(l,(BYTE)0); 
adi.wval(2,(BYTE)130);
adi_hbanksel(6);
for( i = 0 ; i <= 80 ; İ++ ) adi_wval(i,(BYTE)O); 
for( i = 81 ; i <= 180 ; i++ ) adi_wval(i,(BYTE)70); 
for( i = 181 ; i <= 255 ; i++ ) adi_wval(i,(BYTE)130);
adi_hbanksel(7); 
adi.clearlut(0);
adi_hb2Lnksel(8 ) ; 
adi_clearlut(0);
adi_hbanksel(9); 
adi_clearlut(255);
alu_initluts();
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alu_hgroupsel(LLUT);
/* 0 -> linear. */
alu.hbanksel(1); 
alu.clearlut(0);
for( i = 1 ; i <= 9 ; i++ ) alu.wval(i*5,(BYTE)1);
alu_hbanksel(2); 
alu.clearlut(0);
for( i = 1 ; i <= 17 ; i++ ) alu_wval(i*5,(BYTE)1);
alu_hbemksel(3); 
alu.clearlut(0);
for( i = 0 ; i <= 10 ; i++ ) alu_wval(thinl[i],(BYTE)1);
alu_hbanksel(4); 
alu_clearlut(0);
for( i = 0 ; i <= 14 ; i++ ) alu_wval(thin2[i],(BYTE)1);
alu_hbauiksel(5) ; 
alu_clearlut(0); 
for( i = 0 ; i <= 10 
for( i = 0 
for( i = 0 
for( i = 0
i++ ) alu_wval(prune1[i],(BYTE)1); 
i++ ) alu_wval(prune2[i],(BYTE)1); 
,i++ ) alu.wval (prunes [i] , (BYTE) 1) ; 
i++ ) alu_wval(prune4[i],(BYTE)1); 
for( i = 0 ; i <= 10 ; i++ ) alu.wval(prunes[i],(BYTE)1);
i <= 10 
i <= 10 
i <= 10
alu_hbanksel(6); 
alu.clearlut(0); 
alu_wval(2,(BYTE)l);
alu_hbanksel(7);
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alu_clearlut(0);
for( i = 0 ; i <= 7 ; i++ ) alu_wval(defker[i],(BYTE)l);
alu_hgroupsel(HLUT);
/♦ 0 -> linear. */
alu_hbanksel(l); 
alu.clearlut(0);
for( i = 1 ; i <= 9 ; i++ ) alu_wval(i*5,(BYTE)1);
alu_hbeinksel(2) ; 
alu_clearlut(0) ;
for( i = 1 ; i <= 17 ; i++ ) alu.wval(i*5,(BYTE)1);
alu_hbainksel(3) ; 
alu.clearlut(0);
for( i = 0 ; i <= 10 ; i++ ) alu_wval(thinl[i],(BYTE)1);
alu_hbanksel(4); 
alu_clearlut(0) ;
for( i = 0 ; i <= 14 ; i++ ) alu_wval(thin2[i],(BYTE)1);
alu_hb20iksel(5); 
alu_clearlut(0);
for( i = 0 ; i <= 10 ; i++ ) alu.wval(prune1[i] ,(BYTE)1);
for( i = 0 ; i <= 10 ; i++ ) alu_wval(prune2[i],(BYTE)l);
for( i = 0 ; i <= 10 ; i++ ) alu_wval(prunes[i],(BYTE)1);
for( i = 0 ; i <= 10 ; i++ ) alu_wval(prune4[i],(BYTE)1);
for( i = 0 ; i <= 10 ; i++ ) alu_wval(prune5[i],(BYTE)1);
alu_hbanksel(6); 
alu_clearlut(0);
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alu.wval(2,(BYTE)1);
alu_hbanksel(7) ; 
alu.clearlut(0);
for( i = 0 ; i <= 7 ; i++ ) alu.wval(defker[i],(BYTE)1); 
/ *  HF-150 board’s LUTs are skipped. * /
/♦ End of procedure INITALLLUTS. * /
/* Start of procedure TBIIALWPT. * /
void tblialwptO
write_reg(fb[ACQ] ,2); 
while(read.reg(fb[ACQ]));
write_reg(fb[SMASKA],65535);
/ *  End of procedure TBIIALWPT. * /
/ *  Start of procedure DILATEl. */
void dilatelO
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fb_zoom(XNN) ; 
write_reg(adi[AOIEN],1);
sys_spin(RTC,0);
write_reg(fb[PANA],4); 
write_reg(fb[SCRA],1);
write_reg(alu[BUSEL],0); 
write_reg(alu[LBANK],2); 
write_reg(alu[HBANK],1);
write_reg(fb[SMASKA],255);
write_reg(fb[ACQ],2); 
while(read.reg(fb[ACQ]));
write_reg(fb[SMASKA],65280);
write_reg(rtc[HLSEL],1); 
write_reg(rtc[KOO],10); 
write_reg(rtc[K02],10) 
write_reg(rtc[K20],10) 
write_reg(rtc[K22],10)
write_reg(fb[ACQ], 2 ) ; 
while(read_reg(fb[ACQ]));
write_reg(fb[SMASKA],255);
write_reg(rtc[HLSEL],0);
write_reg(rtc[KOO],0);
write_reg(rtc[K02],0);
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write_reg(rtc[K20],0); 
write_reg(rtc[K22],0);
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ]));
write_reg(fb[SMASKA],65280);
write_reg(rtc[HLSEL],1); 
write_reg(rtc[K10],0) ;  
write_reg(rtc[K12],0);
write_reg(alu[LBANK],6);
write_reg(fb[ACq],2); 
while(read_reg(fb [ACQ]));
/ *  End of procedure DILATEl. * /
/* Start of procedure DILATE2. * /
void dilate2()
write_reg(fb[SMASKA],255);
write_reg(rtc[HLSEL],0);
write_reg(rtc[K10],10);
write_reg(rtc[K12],10);
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write_reg(alu[LBANK],2); 
write_reg(alu[HBANK],1);
write_reg(fb[ACQ],2); 
while(read.reg(fb[ACQ]));
write_reg(fb[SMASKA],65280);
write_reg(rtc[HLSEL] ,1); 
write_reg(rtc[KOO],10); 
write_reg(rtc[K02],10); 
write_reg(rtc[K20],10); 
write_reg(rtc[K22] ,10);
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACq]));
write_reg(fb[SMASKA],255);
write_reg(rtc[HLSEL],0); 
write_reg(rtc[KOO] ,0) 
write_reg(rtc[K02] ,0) 
write_reg(rtc[K20] ,0) 
write_reg(rtc[K22] ,0)
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ]));
write_reg(fb[SMASKA],65280);
write_reg(rtc[HLSEL],1);
write_reg(rtc[K10],0);
write_reg(rtc[K12],0);
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write_reg(alu[LBANK],6);
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ]));
/* End of procedure DILATE2. ♦/
/* Start of procedure DILATES. */
void dilateSO
write_reg(fb[SMASKA],255);
write_reg(rtc[HLSEL],0); 
write_reg(rtc [KIO],10); 
write_reg(rtc[K12],10);
write_reg(alu[LBANK],2); 
write_reg(alu[HBANK],1);
write_reg(fb[ACQ],2); 
while(read.reg(fb[ACQ]));
write_reg(fb[SMASKA],65280);
write_reg(rtc[HLSEL],1);
write_reg(rtc[KOO],10);
write_reg(rtc[K02],10);
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write_reg(rtc [K20],10); 
write_reg(rtc[K22],10);
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ]));
write_reg(fb[SMASKA],255) ;
write_reg(rtc[HLSEL] ,0) ; 
write_reg(rtc[KOO] ,0) 
write_reg(rtc[K02],0) 
write_reg(rtc[K20],0) 
write_reg(rtc[K22],0)
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ]));
write.regCfb[SMASKA],65280);
write_reg(rtc[HLSEL] ,1); 
write_reg(rtc[K10],0); 
write_reg(rtc[K12],0);
write_reg(alu[LBANK],6);
write_reg(fb[ACQ],2) ;  
while(read.reg(fb[ACQ]));
write.regCfb[SMASKA],65535);
write.regCadi[AOIEN],0); 
fb.zoom(Xl);
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write_reg(fb[PANE],0); 
write_reg(fb[SCRB],0) 
write_reg(fb[PANA],0) 
write_reg(fb[SCRA],0)
/* End of procedure DILATES. */
/* Start of procedure ALAB1WIAH3. */
void alablwiahSO
write_reg(fb[SMASKA],255);
sys_spin(ALU,0);
write_reg(alu[BUSEL],3); 
write_reg(alu[HBANK],0); 
write_reg(alu[0PSEL],5);
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ]));
write_reg(fb [SMASKA],65535);
/* End of procedure ALAB1WIAH3. */
/* Start of procedure TAHIBIWUS. */
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void taJiiblwusO
write_reg(adi[DSEL],2); 
write_reg(adi[IBANK],2);
write_reg(fb[SMASKB],65280);
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ]));
write_reg(fb[SMASKB],65535);
/ *  End of procedure TAHIBIWUS. */
/ *  Start of procedure TB2IALWPT. * /
void tb2ialwpt()
write_reg(fb[SMASKA],65280);
write_reg(fb[BHL],1);
write_reg(alu[LBANK],6); 
write_reg(alu[OPSEL],0);
write_reg(fb[ACQ],2);
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while(read_reg(fb[ACQ]));
write_reg(fb[SMASKA],65535);
/* End of procedure TB2IALWPT. */
/* Start of procedure ALE0B1WIAH3. */
void aleoblwiah3()
write_reg(fb[SMASKA],255) ;
write_reg(fb[PANB],18) ; 
write_reg(fb[BHL],0);
write_reg(alu[HBANK],0); 
write_reg(alu[OPSEL],4);
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ]));
write_reg(fb[SMASKA],65535);
/* End of procedure ALE0B1WIAH3. ♦/
/* Start of procedure TAHIB2WUS. */
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void taliib2wus()
write_reg(fb[PANE],0); 
write_reg(fb[SMASKB],255);
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ]));
write_reg(fb[SMASKB],65535);
/* End of procedure TAHIB2WUS. */ 
/ * Start of procedure FPBBFAL. */  
void fpbbfalO
-C
write_reg(fb[SMASKA],255);
write_reg(rtc[HLSEL],0); 
write_reg(rtc[K00],2); 
write_reg(rtc[KOI],20); 
write_reg(rtc[K02],20); 
write_reg(rtc[KIO],1); 
write_reg(rtc[Kll],10); 
write_reg(rtc[K12],20); 
write_reg(rtc [K20],2); 
write_reg(rtc[K21],20);
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write_reg(rtc[K22],20);
write_reg(fb[ACq],2); 
while(read_reg(fb[ACQ] ) ) ;
write_reg(fb[SMASKA],65280);
write_reg(rtc[HLSEL],1); 
write_reg(rtc[KOI],1); 
write_reg(rtc[K02],2); 
write_reg(rtc[KIO],20); 
write_reg(rtc[K20],20);
write_reg(fb[ACQ],2); 
while(read.reg(fb[ACQ]) ) ;
write_reg(fb[SMASKA],255);
write_reg(rtc[HLSEL],0) ;  
write_reg(rtc[KOO],2 0 ); 
write_reg(rtc[KOI],2 0 ); 
write_reg(rtc[K12],1); 
write_reg(rtc[K22],2);
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ]));
write_reg(fb[SMASKA],65280);
write_reg(rtc[HLSEL],1 ) ;  
w rite_reg(rtc[K 02],2 0 ); 
w rite_reg(rtc[K12],2 0 ); 
w rite_reg(rtc[K20],2 ) ;
APPENDIX A. PROGRAM LISTINGS 209
w rite_reg(rtc[K21],1 ) ;
write_reg(fb[ACQ],2 );  
while(read.reg(fb[ACQ]) ) ;
}
/♦  End of procedure FPBBFAL. */
!* Start of procedure AHEOBIWIAL. * /
void aheoblwialO
write_reg(fb[SMASKA],65280);
write_reg(alu[ZSEL],2 ) ; 
write_reg(alu[LBANK],0 ) ;  
write_reg(alu[OPSEL],4 ) ;
write_reg(fb [ACQ],2 ) ; 
while(read_reg(fb[ACQ]));
write_reg(fb[SMASKA],65535);
/*  End of procedure AHEOBIWIAL. * /
/ *  Start of procedure ERODEF. * /
void erodefO
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fb_zoom(XNN); 
write_reg(adi[AOIEN] ,1 ) ;
write_reg(fb[PANE],22) ; 
write_reg(fb[SCRB] ,1) ;  
write_reg(fb[PANA],4 );  
write_reg(fb[SCRA],1 ) ;
write_reg(fb[ACQ],2 ) ;  
while(read_reg(fb[ACQ]) ) ;
write_reg(fb[SMASKA],255);
write_reg(rtc[DSEL],2 ) ;
write_reg(fb[ACQ],2 ) ; 
while(read_reg(fb[ACQ]));
write_reg(fb[SMASKA],65280);
write_reg(rtc[HLSEL],1 ) ;  
w rite_reg(rtc[K 10],0 ) ;  
w rite_reg(rtc[K 12],0 ) ;
write_reg(alu[LBANK],6 ) ;
write_reg(fb[ACQ],2 ) ;  
while(read_reg(fb[ACQ]));
write_reg(fb[SMASKA],65535);
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write_reg(adi[AOIEN],0 ) ; 
fb_zoom(Xl);
write_reg(fb [PANE],0 ) ;  
write_reg(fb[SCRB],0 ) ;  
write_reg(fb[PANA],0 ) ;  
write_reg(fb[SCRA],0 ) ;
/*  End of procedure ERODEF. * /
/ *  Start of procedure ALEOBIWIAH. * /
void aleoblwiaiiO
write_reg(fb[SMASKA],255);
sys_spin(ALU,0); 
write_reg(fb[PANE],1 8 );
write_reg(alu[BUSEL],3 ) ;  
write_reg(alu[HBANK],0 ) ;  
write_reg(alu[OPSEL],4 ) ;
write_reg(fb[ACQ],2 ) ; 
while(read_reg(fb[ACQ]));
write_reg(fb[SMASKA],65535);
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/* End of procedure ALEOBIWIAH. ♦/
/* Start of procedure FPBFAH. ♦/
void fpbfadiO
write_reg(fb[SMASKA],65280);
write_reg(rtc[HLSEL],1) ; 
write_reg(rtc[KOO] ,2) ; 
write_reg(rtc[K01],40) 
write_reg(rtc[K02],40) 
write_reg(rtc[K10],10) 
write_reg(rtc[Kll],5); 
write_reg(rtc[K12],20); 
write_reg(rtc[K20] ,2) ; 
write_reg(rtc[K21],40); 
write_reg(rtc[K22],40) ;
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ]));
write_reg(fb[SMASKA],255);
write_reg(rtc[HLSEL],0); 
write_reg(rtc[K01],10); 
write_reg(rtc[K02],2); 
write_reg(rtc[K10],40);
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write_reg(rtc[K12],40) 
write_reg(rtc[K20],40) 
write_reg(rtc[K2l],20)
write_reg(fb [ACQ],2); 
while(read_reg(fb[ACQ]));
write_reg(fb[SMASKA],65280);
write_reg(rtc[HLSEL],1); 
write_reg(rtc[KOO],40) 
write_reg(rtc[KOI],40) 
write_reg(rtc[K10],20) 
write_reg(rtc [K12],10) 
write_reg(rtc[K21],40) 
write_reg(rtc[K22],2);
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ] ));
write_reg(fb[SMASKA],255) ;
write_reg(rtc[HLSEL],0); 
write_reg(rtc[K01],20); 
write_reg(rtc[K02],40); 
write_reg(rtc[K10],40); 
write_reg(rtc[K12],40); 
write_reg(rtc[K20],2); 
write_reg(rtc[K21],10);
write_reg(fb [ACQ], 2 ); 
while(read.reg(fb[ACQ] ) ) ;
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/♦ End of procedure FPBFAH. */
/* Start of procedure FTIBFAH. */
void ftlbfahO
write_reg(fb[SMASKA],65280);
write_reg(rtc[HLSEL],1); 
write_reg(rtc[KOO],0) ; 
write_reg(rtc[KOI],10); 
write_reg(rtc[K02],10); 
write_reg(rtc[K10],2); 
write_reg(rtc[Kll],5) ; 
write_reg(rtc[K12],10); 
write_reg(rtc[K20],0) 
write_reg(rtc[K21],2) 
write_reg(rtc[K22],0)
write_reg(fb[ACQ],2); 
while(read.reg(fb[ACQ]));
write_reg(fb[SMASKA],255);
write_reg(rtc[HLSEL],0); 
write_reg(rtc [KOI],2); 
write_reg(rtc[K02],0); 
write_reg(rtc [K21],10); 
write_reg(rtc[K22],10);
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write_reg(fb[ACQ],2); 
while(read.reg(fb[ACQ]));
write_reg(fb[SMASKA],65280);
write_reg(rtc[HLSEL],1); 
write_reg(rtc[K10],10); 
write_reg(rtc[K12],2); 
write_reg(rtc[K20],10); 
write_reg(rtc[K22],0);
write_reg(fb [ACQ],2); 
while(read_reg(fb[ACQ]));
write_reg(fb[SMASKA],255);
write_reg(rtc[HLSEL],0); 
write_reg(rtc[K00],10); 
write_reg(rtc[KOI],10); 
write_reg(rtc[K20],0); 
write_reg(rtc[K21] ,2);
write_reg(fb[ACQ],2); 
while(read.reg(fb[ACQ]));
/* End of procedure FTIBFAH. */
/* Start of procedure FT2BFAH. */
void ft2bfah()
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write_reg(fb[SMASKA],65280);
write_reg(rtc[HLSEL],1); 
write_reg(rtc[KOO],10); 
write_reg(rtc[KOI],10); 
write_reg(rtc[K02],10); 
write_reg(rtc[K10],0) 
write_reg(rtc[Kll],5) 
write_reg(rtc[K12],0) 
write_reg(rtc[K20],2) 
write_reg(rtc[K21],2) 
write_reg(rtc[K22],2)
write_reg(fb [ACQ], 2 ) ; 
while(read_reg(fb[ACQ]));
write.regCfb[SMASKA],2 5 5 );
write_reg(rtc[HLSEL],0); 
write_reg(rtc[KOO],2); 
write_reg(rtc[KOI],0); 
write_reg(rtc[K10] ,2) ; 
write_reg(rtc[K12],10); 
write_reg(rtc[K21],0); 
write_reg(rtc[K22],10);
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ]));
write_reg(fb[SMASKA],65280);
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write_reg(rtc[HLSEL],1); 
write_reg(rtc[KOl],2); 
write_reg(rtc[K02],2); 
write_reg(rtc[K10],0); 
write_reg(rtc[K12],0); 
write_reg(rtc[K20],10); 
write_reg(rtc[K21],10);
write_reg(fb[ACQ] ,2); 
while(read_reg(fb[ACQ] ));
write_reg(fb[SMASKA],255);
write_reg(rtc[HLSEL],0); 
write_reg(rtc[KOO],10) ; 
write_reg(rtc[KOI],0); 
write_reg(rtc[KIO],10) ;  
write_reg(rtc[K12],2); 
write_reg(rtc[K21],0) 
write_reg(rtc[K22],2);
write_reg(fb[ACQ],2); 
while(read.reg(fb[ACQ]) ) ;
/* End of procedure FT2BFAH. * /
/* Start of procedure TAHIBIWCS. * /
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void tadiiblwcsO
write_reg(adi [DSEL],2); 
write_reg(adi[IBANK],2);
write_reg(fb[SMASKB],65280);
write_reg(fb[ACQ],2); 
while(read.reg(fb[ACQ]));
write_reg(fb[SMASKB],65535);
/* End of procedure TAHIBIWCS. */
/♦ Start of procedure DILATEF. */
void dilatefO
fb_zoom(XNN); 
write_reg(adi[AOIEN],1);
write_reg(fb[PANB],22); 
write_reg(fb[SCRB],1) 
write_reg(fb[PANA],4) 
write_reg(fb[SCRA],1)
write_reg(rtc[DSEL],1);
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write_reg(rtc[HLSEL],0); 
write_reg(rtc[KOO],0); 
write_reg(rtc[K01],10); 
write_reg(rtc[K02],0); 
write_reg(rtc[K10],10); 
write_reg(rtc[Kll],5); 
write_reg(rtc[K12],10); 
write_reg(rtc [K20],0); 
write_reg(rtc[K21],10); 
write_reg(rtc[K22],0);
write_reg(alu[LBANK],1); 
write_reg(alu[HBANK],2);
write_reg(fb[SMASKA],65280); 
write_reg(fb[BHL],1) ;
write_reg(fb[ACQ],2); 
while(read.reg(fb[ACQ]));
write_reg(fb[SMASKA],255);
write_reg(rtc[DSEL] ,2) 
write_reg(rtc[KOO],10) 
write_reg(rtc[K02],10) 
write_reg(rtc[K20],10) 
write_reg(rtc[K22],10)
write_reg(fb[ACq],2); 
while(read_reg(fb[ACQ]));
write_reg(fb[SMASKA],65280);
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write_reg(rtc[HLSEL],1); 
write_reg(rtc[KOO],0) 
write_reg(rtc[K02],0) 
write_reg(rtc[K20],0) 
write_reg(rtc[K22],0)
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ]));
write_reg(fb[SMASKA],255);
write_reg(rtc[HLSEL],0); 
write_reg(rtc[KIO],0); 
write_reg(rtc[K12],0);
write_reg(alu[HBANK],6);
write_reg(fb[ACQ],2); 
while(read.reg(fb[ACQ]));
write.regCfb[SMASKA],65535);
write_reg(adi[AOIEN],0); 
fb_zoom(Xl) ;
write_reg(fb[PANB],0) 
write_reg(fb[SCRB],0) 
write_reg(fb[PANA],0) 
write_reg(fb[SCRA],0)
/* End of procedure DILATEE. */
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/* Start of procedure AHE0B2WIAL. * /
void aJieob2wial()
write_reg(fb[SMASKA],65280);
sys_spin(ALU,0); 
write_reg(fb[PANE],18);
write_reg(alu[BUSEL],3); 
write_reg(alu[ZSEL],2); 
write_reg(alu[LBANK],0) ; 
write_reg(alu[OPSEL],4);
write_reg(fb[ACQ],2); 
while(read.reg(fb[ACQ]));
write_reg(fb[SMASKA],65535);
/* End of procedure AHE0B2WIAL. */
/* Start of procedure FPBFAL. */
void fpbfalO
write_reg(fb[SMASKA],255);
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write_reg(rtc[HLSEL],0); 
write_reg(rtc[K00],2); 
write_reg(rtc[K01],40); 
write_reg(rtc[K02],40); 
write_reg(rtc[K10],10) ;  
write_reg(rtc[Kll],5); 
write_reg(rtc[K12],20); 
write_reg(rtc [K20],2); 
write_reg(rtc[K21],40); 
write_reg(rtc[K22],40);
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ]));
write_reg(fb[SMASKA],65280);
write_reg(rtc[HLSEL],1); 
write_reg(rtc[KOI],10); 
write_reg(rtc[K02],2); 
write_reg(rtc[K10],40) 
write_reg(rtc[K12],40) 
write_reg(rtc[K20],40) 
write_reg(rtc[K21],20)
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ]));
write_reg(fb[SMASKA],255);
write_reg(rtc[HLSEL],0); 
write_reg(rtc[KOO],40); 
write_reg(rtc[K01],40);
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write_reg(rtc[KIO],20); 
write_reg(rtc[K12],10); 
write_reg(rtc[K21],40); 
write_reg(rtc[K22],2);
write_reg(fb[ACQ],2); 
while(read.reg(fb[ACQ]));
write_reg(fb[SMASKA],65280);
write_reg(rtc[HLSEL],1); 
write_reg(rtc[K01],20); 
write_reg(rtc[K02],40); 
write_reg(rtc[K10],40); 
write_reg(rtc[K12],40); 
write_reg(rtc[K20],2); 
write_reg(rtc[K21],10);
write_reg(fb[ACQ],2); 
while(read.reg(fb[ACQ] ) ) ;
/* End of procedure FPBFAL. * /
/* Start of procedure FTIBFAL. * /
void ftlbfalO
write_reg(fb[SMASKA],255);
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write_reg(rtc[HLSEL],0); 
write_reg(rtc[KOO],0); 
write_reg(rtc[K01],10); 
write_reg(rtc[K02],10); 
write_reg(rtc[K10],2); 
write_reg(rtc[Kll],5); 
write_reg(rtc[K12],10); 
write_reg(rtc[K20],0) 
write_reg(rtc[K21],2) 
write_reg(rtc[K22],0)
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ]));
write_reg(fb[SMASKA],65280) ;
write_reg(rtc[HLSEL] ,1) ; 
write_reg(rtc[K01],2); 
write_reg(rtc[K02] ,0) ; 
write_reg(rtc[K21],10); 
write_reg(rtc[K22],10);
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ]));
write_reg(fb[SMASKA],255);
write_reg(rtc[HLSEL],0); 
write_reg(rtc[KIO],10); 
write_reg(rtc[K12],2); 
write_reg(rtc[K20],10); 
write_reg(rtc[K22],0);
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write_reg(fb[ACQ],2); 
while(read.reg(fb[ACQ]));
write_reg(fb[SMASKA],65280);
write_reg(rtc[HLSEL],1); 
write_reg(rtc[KOO],10); 
write_reg(rtc[KOl],10); 
write_reg(rtc[K20],0); 
write_reg(rtc[K21],2);
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ]));
}
/♦ End of procedure FTIBFAL. */
/* Start of procedure FT2BFAL. */
void ft2bfal()
write_reg(fb[SMASKA],255) ;
write_reg(rtc[HLSEL],0); 
write_reg(rtc[K00],10) ; 
write_reg(rtc[K01],10); 
write_reg(rtc[K02] ,10) ; 
write_reg(rtc[K10],0) 
write_reg(rtc[Kll],5) 
write_reg(rtc[K12] ,0)
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write_reg(rtc[K20],2); 
write_reg(rtc[K21],2); 
write_reg(rtc[K22],2);
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ]));
write_reg(fb[SMASKA],65280);
write_reg(rtc[HLSEL],1); 
write_reg(rtc [KOO],2); 
write_reg(rtc[KOI],0); 
write_reg(rtc[KIO],2); 
write_reg(rtc[K12],10); 
write_reg(rtc[K2l],0) ; 
write_reg(rtc[K22],10) ;
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ] ));
write_reg(fb[SMASKA],255);
write_reg(rtc[HLSEL],0); 
write_reg(rtc[K01],2) 
write_reg(rtc[K02],2) 
write_reg(rtc[K10],0) 
write_reg(rtc[K12],0) 
write_reg(rtc[K20],10); 
write_reg(rtc[K21],10);
write_reg(fb[ACQ],2);
while(read_reg(fb[ACQ]));
APPENDIX A. PROGRAM LISTINGS 227
write_reg(fb[SMASKA],65280);
write_reg(rtc[HLSEL],1); 
write_reg(rtc[K00],10); 
write_reg(rtc[KOl],0); 
write_reg(rtc[KIO],10); 
write_reg(rtc[K12],2) 
write_reg(rtc[K21],0) 
write_reg(rtc[K22],2)
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ]));
}
/* End of procedure FT2BFAL. */
/* Start of procedure ALOBIWIAH. */
void aloblwiaihO
write_reg(fb[SMASKA],255);
sys_spin(ALU,0) ;
write_reg(fb[PANB],18); 
write_reg(fb[BHL],0);
write_reg(alu[BUSEL],3) 
write_reg(alu[HBANK],0) 
write_reg(alu[0PSEL],6)
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write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ] ));
write_reg(fb[SMASKA],65535);
/♦ End of procedure ALOBIWIAH. * /
/ *  Start of procedure DDCFAHTAL. */
void ddcfahtalO
write_reg(fb[SMASKA],65280);
write_reg(rtc[HLSEL],1); 
write_reg(rtc[K00],10); 
write_reg(rtc[K01],10) 
write_reg(rtc[K02],10) 
write_reg(rtc [KIO],10) 
write_reg(rtc[Kll],5); 
write_reg(rtc[K12],10) 
write_reg(rtc[K20],10) 
write_reg(rtc[K21],10) 
write_reg(rtc[K22],10)
write_reg(fb[ACQ],2);
while(read_reg(fb[ACQ]));
}
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/ *  End of procedure DDCFAHTAL. * /
f *  Start of procedure ER0DET3E. * /
void erodetSeO
fb_zoom(XNN); 
write_reg(adi[ADIEN] ,1) ;
write_reg(fb[PANE] ,22) ; 
write_reg(fb[SCRB] ,1) ; 
write_reg(fb[PANA],4); 
write_reg(fb[SCRA],1) ;
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ] )) ;
write_reg(fb[SMASKA],255) ;
write_reg(rtc[DSEL] ,2); 
write_reg(rtc[KOO],0) 
write_reg(rtc[K02],0) 
write_reg(rtc[K20],0) 
write_reg(rtc[K22],0)
write_reg(alu[LBANK],1);
write_reg(fb[ACQ],2);
while(read_reg(fb[ACQ]));
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write_reg(fb[SMASKA],65280);
write_reg(rtc[HLSEL],1);
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ]));
write_reg(fb[SMASKA],255);
write_reg(rtc[HLSEL],0);
write_reg(fb[ACq],2); 
while(read.reg(fb[ACQ]));
write_reg(fb[SMASKA],65280);
write_reg(rtc[HLSEL],1);
write_reg(fb[ACQ],2); 
while(read.reg(fb[ACQ]));
write.regCfb[SMASKA],255);
write_reg(rtc[HLSEL],0);
write_reg(fb[ACQ],2); 
while(read_reg(fb[ACQ]));
write_reg(fb[SMASKA],65280);
write_reg(rtc[HLSEL],1); 
write_reg(rtc[K10],0);
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write_reg(rtc[K12],0);
write_reg(alu[LBANK],6); 
write_reg(alu[HBANK],6);
write_reg(fb[ACQ],2) ;  
while(read_reg(fb[ACQ]));
write_reg(fb[SMASKA],255);
write_reg(rtc[HLSEL],0);
write_reg(fb[ACq],2); 
while(read_reg(fb[ACQ]));
write_reg(fb[SMASKA],65280);
write_reg(rtc[HLSEL],1);
write_reg(fb[ACq],2); 
while(read.reg(fb[ACQ]));
write_reg(fb[SMASKA],65535);
write_reg(adi[AOIEN],0); 
fb_zooin(Xl) ;
write_reg(fb[PANB],0); 
write_reg(fb[SCRB],0); 
write_reg(fb[PANA],0); 
write_reg(fb[SCRA],0) ;
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/* End of procedure ER0DET3E. */
/* Start of procedure ERRFRA. */
void errfraO
int eetn; 
int etotcd; 
int li;
int eela[128][3]; 
int dvfeetn;
printf("\a"); 
eetn=0; 
etotcd=0; 
li=0;
while(li<tnoel)
if(ela[li][0]!=etotcd)
etotcd=ela[li][0]; 
eela[eetn] [0]=ela[li] [0] ; 
eelaCeetn] [l]=ela[li] [1] ; 
eelaCeetn] [2]=ela[li] [2] ; 
eetn++;
>
else
dvfeetn=eetn-l;
while((etotcd==eela[dvfeetn][0])&&
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(((ela[li][l]<=(eela[dvfeetn][1]-11))I 
(ela[li][1]>=(eela[dvfeetn][1]+11)))I I 
((ela[li][2]<=(eela[dvfeetn][2]-11))I I 
(ela[li][2]>=(eela[dvfeetn][2]+11))))) 
dvfeetn— ;
if(etotcd!=eela[dvfeetn][0])
eelaCeetn] [0]=ela[li] [0] ; 
eelaCeetn] [l]=ela[li] [1] ; 
eela[eetn] [2]=ela[li] [2] ; 
eetn++;
}
}
li++;
}
write_reg(adi[RSEL] ,0) ; 
write_reg(adi[GSEL] ,0) ; 
write_reg(adi[BSEL] ,0) ;
write_reg(adi[OBANK],6);
write_reg(fb[ABSEL],1);
write_reg(fb[PM],1); 
write_reg(fb[MEMEW],1); 
write_reg(fb[HMASK],255);
dyn_luts(0,0,512,512,2);
for( li = 0 ; li < eetn ; li++ )
{
dyn_luts(eela[li][1]-10,eela[li][2]-10,21,l, 
eela[li] [0]+6);
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dyn_luts(eela[li][1]-10,eela[li][2]+10,21,l, 
eelaCli] [0]+6) ;
dyn_luts(eela[li][l]-10,eela[li][2]-10,l,21, 
eela[li] [0]+6) ;
dyn_luts(eela[li][l]+10,eela[li][2]-10,l,21, 
eelaCli] [0] +6) ;
}
adi_lutmode(DYNAMIC);
/ *  End of procedure ERRERA. * /
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/♦
/*
/♦
/*
/ *
/*
/*
/*
Source code of the utility software named
IS.C
Copyright February, 1990 
by Seyfullah Halit Oguz
* /
* /
♦/
♦/
♦/
* /
* /
♦/
/ ♦  * /  
/ +  :4 e jte n t* * s (t* j* t ) ( c  +  * * * * * j ( t j ( t * j ( e * * * * 3 ( e * ) ( t ! ( t * * j ( t * l ( t * * * 3 ( t * * * * * ) ( c j ( t j ( c * j | c * * * *  +  * 3 ) t *  * /
#include <stdio.h>
#include <raath.h>
#include "itexlSO.h"
#include "ipa.h"
#include "regop.h"
void biluinitO; 
void f sbpcmO ; 
void glbauiO;
int bgl,fgl; 
int lit;
BYTE bilut[256];
/* Start of function main */
mainO
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char ccl; 
char oin,sifn; 
unsigned long i,j; 
unsigned long ip;
BYTE orimda[512],stimda[512];
err_level(2); 
load_cfg("mg_cfg"); 
initsys();
biluinit() ;
fb.access(NONE,SCAN,SCAN); 
fb.vbselCBl); 
fb_setsmask(FRAMEB,0); 
fb_setaq(0FF,0N); 
fb_aq(CONTINUOUS);
glbauiO ; 
adi_ibanksel(l);
printf("Set-up is ready for a binary image SNAP 
operation ! \n");
printf("Press any key to snap a binary image. \n"); 
ccl=getch(); 
fb_aq(SINGLE); 
fb.waitaqO ; 
fb_setaq(0FF,0FF); 
fb_setsmask(FRAMEA,OxFFFF); 
fb_setsmask(FRAMEB,OxFFFF); 
printf("Image acquisition completed ! \n"); 
printf("Image acquisition to both frame stores are 
disabled. \n");
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fsbpcmO ; 
adi_dbanksel(l);
printf("Image will be saved as a file with name 
orim.img. \n"); 
delta_ms();
im_write(Bl,EIGHT.BIT,0,0,512,512,"orim.img", " ;  
printf ("Time elapsed = */,lu \n",delta_ms()); 
printf("Image saving task completed ! \n");
fb_access(FRAMEB,NOSCAN,SCAN); 
for( i = 0 ; i <= 511 ; i++ )
<
fb_rhline(Bl,0,(int)i,512,orimda); 
for( j = 0 ; j <= 511 ; j++ )
ip=((j+l)*360)/512; 
stimdaCj]=orimda[ip];
}
fb_whline(B2,0,(int)i,512,stimda);
}
printf("Press any key to view F.S. B2. \n"); 
ccl=getch(); 
fb_vbsel(B2);
printf("Image will be saved with name stim.img. \n"); 
im.write(B2,EIGHT.BIT,0,0,512,512,"stim.img","");
printf ("So far so good! End of the progreim. \n") ;
/* End of function MAIN */
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/ *  Start of function BILUINIT */ 
void biluinitO
int oghs,obhs; 
int i;
bgl=130;
fgl=0;
llt=100;
for( i = 0 ; i < lit ; i++ ) bilut[i] = (BYTE) fgl; 
for( i = lit ; i <= 255 ; i++ ) bilut[i] = (BYTE) bgl;
oghs=adi_hgroupsel(-l); 
obhs=adi_hbanksel(-l);
adi.hgroupsel(INPUT); 
adi_hbanksel(l); 
adi.wlut(bilut);
adi_hgroupsel(oghs); 
adi_hbanksel(obhs);
>
/ *  End of function BILUINIT * /
/* Start of function FSBPCM */
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void fsbpcmO
int oghs,obhs; 
int odbs; 
int i;
char ccl,cc2;
oghs=adi_hgroupsel(-l) ; 
obhs=adi_hbzLnksel(-l) ;
odbs=adi_dbanksel(-l);
adi_hgroupsel(INPUT); 
adi_hbanksel(2);
for( i=0 ; i<=255 ; i++ ) bilut [i] = (BYTE)0;
adi.wlut(bilut);
adi.wval(fgl,(BYTE)1);
maplut(ADI,INPUT,2,B1,0,0,512,512);
maplut(ADI,INPUT,2,B2,0,0,512,512);
adi_hgroupsel(oghs); 
adi_hbanksel(obhs);
adi_hgroupsel(RED); 
adi_hbcLnksel(l); 
adi.wval(0,(BYTE)bgl); 
adi.wval( 1 ,(BYTE)fgl); 
adi.hgroupsel(GREEN); 
adi.hbanksel(l); 
adi.wval(0,(BYTE)bgl); 
adi.wval( 1 ,(BYTE)fgl);
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adi_hgroupsel(BLUE); 
adi_hbanksel(l) ; 
adi_wval(0,(BYTE)bgl); 
adi.wvald, (BYTE)fgl) ;
printf("Would you like to see FRAME STORE B contents 
through a properly \n"); 
printf("adjusted LUT ? (y/n) \n"); 
ccl=getch(); 
switch(ccl)
case ’y’
printf("First FRAME STORE B1 will be 
shown. \n");
printf ("Press einy key to view FS Bl. \n") ; 
cc2=getch(); 
adi_dbanksel(l);
printf ("Press ziny key to end viewing 
FS Bl. \n"); 
cc2=getch(); 
adi_dbcinksel(odbs) ; 
printf("Wow FRAME STORE B2 will be 
shown. \n");
printf("Press any key to view FS B2. \n"); 
cc2=getch(); 
fb_vbsel(B2); 
adi_dbanksel(l) ;
printf("Press any key to end viewing 
FS B2. \n"); 
cc2=getch(); 
adi_dbanksel(odbs) ; 
fb_vbsel(Bl); 
break;
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case : breaJc;
default : break;
}
adi_hgroupsel(oghs); 
adi_hbaiiksel(obhs) ;
}
/♦ End of function FSBPCM */
/* Start of function GLBAUI */ 
void glbauiO 
{
int gv,lv; 
char ccl,cc2; 
int i;
gv=adi_getlevel(0); 
lv=adi_getlevel(l) ; 
do
printfC'*** MENU FOR GAIN-LEVEL and BINARIZING THRESHOLD 
ADJUSTMENT *** \n"); 
printf("g —  Gain setting; \n"); 
printfC'l —  Level setting; \n"); 
printf("t —  Threshold setting; \n"); 
printf("c —  Continuing with progreiin execution. \n") ;
.ccl=getch();
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switch(ccl)
case ’ g ’
case ’1-
printf ("Current gain setting is /id. \n", gv) ; 
printf("Input gain value in the range 
[0,255]. \n"); 
scant ("*/,d" ,&gv) ; 
while( gv < 0 II gv > 255 )
printf("Gain value out of the range 
[0,255] ! \n");
printf("Input gain value in the range 
[0,255]. \n"); 
scant ("/id" ,&gv) ;
}
adi_level(gv,lv);
printf ("Current gain setting is /id. \n", 
adi_getlevel(0));
breaJc;
}
{
printf ("Current level setting is /id. \n", Iv) ; 
printf("Input level value in the range 
[0,255]. \n"); 
scant ("*/.d",&lv); 
while( Iv < 0 II Iv > 255 )
{
printf("Level value out of the range 
[0,255] ! \n");
printf("Input level value in the range 
[0,255]. \n"); 
scant ( "*/.d",&lv),·
}
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case ’t‘
adi_level(gv.lv);
printf ("Current level setting is 5id. \n", 
adi_getlevel(l));
breai;
}
adi.hgroupsel(INPUT); 
adi_hbanksel(l); 
adi_ibanksel(l); 
do
printf("♦♦♦ MENU FOR GRAY-LEVEL to BINARY 
IMAGE CONVERSION *♦* \n"); 
printf("f —  Foreground gray level 
setting; \n");
printf("b —  Background gray level 
setting; \n");
printf("s —  Setting binarizing LUT lower 
threshold value; \n"); 
printf("i —  Increment binarizing LUT lower 
threshold value by 1; \n"); 
printf("I —  Increment binarizing LUT lower 
threshold value by 10; \n"); 
printf("d—  Decrement binarizing LUT lower 
threshold value by 1; \n"); 
printf("D —  Decrement binarizing LUT lower 
threshold value by 10; \n"); 
printf("e —  Exitting from this menu. \n"); 
cc2=getch(); 
switch(cc2)
case ’f’ : {
printf("Current foreground gray
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case ’b'
level is */,d. \n", fgl); 
printf("Input foreground gray- 
level value in the 
range [0,255]. \n"); 
scanf ("*/,d" ,&fgl) ; 
while( fgl < 0 I I fgl > 255 )
{
printf("Foreground gray level 
value out of the 
range [0,255] ! \n"); 
printf("Input foreground gray 
level value in the 
range [0,255]. \n"); 
scanf("%d",&fgl);
}
printf("Current foreground gray 
level is */,d. \n", fgl); 
for( i = 0 ; i < lit ; i++ ) 
bilut[i] = (BYTE) fgl; 
for( i = lit ; i <= 255 ; i++ ) 
bilut[i] = (BYTE) bgl; 
adi.wlut(bilut); 
break;
}
: {
printf("Current background gray 
level is 7,d. \n", bgl); 
printf("Input background gray 
level value in the 
ramge [0,255]. \n"); 
scainf ("*/,d" ,&bgl) ; 
while( bgl < 0 II bgl > 255 )
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printf("Background gray level 
value out of the 
range [0,255] ! \n"); 
printf("Input background gray 
level value in the 
range [0,255]. \n"); 
scanf ("•/.d",&bgl) ;
}
printf("Current background gray 
level is */,d. \n", bgl) ; 
for( i = 0 ; i < lit ; i++ ) 
bilut[i] = (BYTE) fgl; 
for( i = lit ; i <= 255 ; i++ ) 
bilut[i] = (BYTE) bgl; 
adi_wlut(bilut); 
breeik;
}
{
printf("Current binarizing LUT 
lower threshold value 
is */.d. \n", lit); 
printf("Input binarizing LUT 
lower threshold value 
in the range 
[0,255]. \n"); 
scanf ("'/.d",&llt) ; 
while( lit < 0 I I lit > 255 )
printf("Binarizing LUT lower 
threshold value out 
of the range 
[0,255] ! \n"); 
printf("Input binarizing LUT
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lower threshold value 
in the range 
[0,255]. \n"); 
scanf ("y.d",&llt) ;
printf("Current binarizing LUT 
lower threshold value 
is */.d. \n", lit); 
for( i = 0 ; i < lit ; i++ ) 
bilutCi] = (BYTE) fgl; 
for( i = lit ; i <= 255 ; i++ ) 
bilutCi] = (BYTE) bgl; 
adi_wlut(bilut); 
break;
}
case ’i’ : ■[
printf("Current binarizing LUT 
lower threshold value 
is */.d. \n", lit);
llt++;
if( lit > 255 ) { 
printf("LUT lower threshold 
value exceeds 
255 ! \n");
printf("I cannot complete
this operation. \n"); 
printf("I will resume initial 
value ! \n");
lit— ;
}
printf("Current binarizing LUT 
lower threshold value 
is y.d. \n", lit);
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for( i = 0 ; i < lit ; i++ ) 
bilutCi] = (BYTE) fgl; 
for( i = lit ; i <= 255 ; i++ ) 
bilutCi] = (BYTE) bgl; 
adi.wlut(bilut); 
break;
}
case ’ 1 ’ : {
printf("Current binarizing LUT 
lower threshold value 
is */.d. \n", lit);
llt+=10;
if( lit > 255 ) { 
printf("LUT lower threshold 
value exceeds 
255 ! \n");
printf ("I cainnot complete this 
operation. \n"); 
printf("I will resume initial 
value ! \n");
llt-=10;
}
printf("Current binarizing LUT 
lower threshold value 
is */.d. \n", lit); 
for( i = 0 ; i < lit ; 1++ ) 
bilut[i] = (BYTE) fgl; 
for( i = lit ; i <= 255 ; i++ ) 
bilutCi] = (BYTE) bgl; 
adi.wlut(bilut); 
breaik;
case ’d’ : {
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case
printf("Current binarizing LUT 
lower threshold value 
is 7.d. \n", lit);
lit— ;
if( lit < 0 ) -C 
printf("LUT lower threshold 
value is less thain 
0 ! \n");
printf ("I Ccinnot complete this 
operation. \n"); 
printf("I will resume initial 
value ! \n");
llt++;
}
printf("Current binarizing LUT 
lower threshold value 
is '/,d. \n", lit); 
for( i = 0 ; i < lit ; i++ ) 
bilutCi] = (BYTE) fgl; 
for( i = lit ; i <= 255 ; i++ ) 
bilut[i] = (BYTE) bgl; 
adi_wlut(bilut); 
break;
}
: {
printf("Current binarizing LUT 
lower threshold value 
is y.d. \n", lit);
llt-=10; 
if( lit < 0 ) { 
printf("LUT lower threshold 
value is less them 
0 ! \n");
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printf("I Cctnnot complete this 
operation. \n"); 
printf("I will resume initial 
value ! \n");
llt+=10;
}
printf("Current binarizing LUT 
lower threshold value 
is */.d. \n", lit); 
for( i = 0 ; i < lit ; i++ ) 
bilutCi] = (BYTE) fgl; 
for( i = lit ; i <= 255 ; i++ ) 
bilutCi] = (BYTE) bgl; 
adi_wlut(bilut); 
breai;
case ’e’ : breai; 
default : break;
}
} while ( cc2!=’e’ ); 
break;
case 'c’ : break; 
default : break;
}
} while ( ccl!=’c’ );
/♦ End of function GLBAUI */
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/*
/*
/*
/*
/♦
/*
/*
/*
/*
Source code of the utility software neoned
lA.C
Copyright February, 1990 
by Seyfullah Halit Oguz
*/
*/
*/
* /
* /
*/
*/
*/
*/
#include <stdio.h>
#include <math.h>
#include "itexlSO.h" 
#include "ipa.h"
#include "regop.h"
int bgl,fgl; 
int lit ;
/ *  Start of function main */ 
mainO
char ccl,cc2; 
char imfina; 
int Igl; 
int vlxc,hlyc;
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err_level(2); 
load_cfg("mg_cfg"); 
initsysO ; 
do
printf("Please, enter the name of the image file to be 
retreived ; \n");
printf("write it in full, with its extension 
(e.g. dummy.img ). \n");
printf("MAKE SURE THAT THE IMAGE FILE IS IN YOUR CURRENT 
WORKING DIRECTORY ! \n");
printf("MAKE SURE THAT THE NAME OF THE IMAGE FILE IS NOT 
LONGER THAN 15 CHARACTERS ! \n"); 
scanf ("*/s" ,imfina) ; 
im_read(Bl,0,0,512,512,imfina);
fb_sethmask(OxFFFF); 
fb_setsmask(FRAMEB,OxFFFF); 
fb_setsmask(FRAMEA,OxFFFF); 
fb_setaq(0FF,0FF); 
fb.access(NONE,SCAN,SCAN); 
fb_vbsel(Bl);
adi_cpssel(VDC,VDB,VDB,VDB);
adi_hgroupsel(RED); 
adi_hbanksel(0); 
adi.wval(0,(BYTE)130); 
adi_wval(l,(BYTE)0); 
adi.hgroupsel(GREEN); 
adi_hbanksel(0); 
adi.wval(0,(BYTE)130); 
adi_wval(l,(BYTE)0); 
adi_hgroupsel(BLUE);
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adi_hb3Lnksel(0) ; 
adi.wval(0,(BYTE)130); 
adi_wval(l,(BYTE)0);
printfC'*** MAIN MENU \n");
printf("l —  One vertical and one horizontal line 
mode ; \n" ) ;
printf("3 —  Exit. \n"); 
ccl=getch(); 
switch(ccl)
{
case ’1^  : {
printf("Input vertical and horizontal line 
gray level ; \n"); 
scanf("*/.d",&lgl) ; 
fb_sethmask(0xFF00); 
fb_access(FRAMEA,NOSCAN,SCAN); 
fb_clf(AL0W,lgl); 
fb.access(NONE,SCAN,SCAN); 
fb_sethmask(OxFFFF);
/ *  INITIALIZE LINE LOCATIONS * /  
dyn_cps(0,0,512,512,VDC,VDB,VDB,VDB); 
dyn.cps(0,0,512,1,VDC,VDAL,VDAL,VDAL); 
dyn.cps(0,0,1,512,VDC,VDAL,VDAL,VDAL); 
vlxc=0; 
hlyc=0;
/ *  START DYNAMIC IMAGE DISPLAY * /  
adi.cpsmode(DYNAMIC); 
do 
{
/ *  GET LINE MOVEMENT COMMANDS * /  
printf("♦♦♦ LINE MOVEMENT MENU *** \n");
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printf("r —  Vertical line to right by 1 
unit; \n");
printf("R —  Vertical line to right by 10 
units; \n");
printf("l —  Vertical line to left by 1 
unit; \n");
printf("L —  Vertical line to left by 10 
units; \n");
printf("d —  Horizontal line to down by 1 
unit; \n");
printf("D —  Horizontal line to down by 10 
units; \n");
printf("u —  Horizontal line to up by 1 
unit; \n");
printf("U —  Horizontal line to up by 10 
units; \n");
printf("c —  Change vertical eind horizontal 
line gray level; \n");
printf("e —  From this menu. \n”);
cc2=getch();
switch(cc2)
case 'r'
dyn_cps(vlxc,0,1,512,VDC,VDB, 
VDB.VDB);
vlxc++;
if(vlxc>511) vlxc=511; 
dyn_cps(vlxc,0,1,512,VDC,VDAL, 
VDAL,VDAL);
printf("Vertical line x
coordinate : 5id . \n", 
vlxc);
printf("Horizontal line y
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case
case ’1·
coordinate : */,d . \n", 
hlyc);
break;
}
: {
dyn_cps(vlxc,0,1,512,VDC,VDB, 
VDB.VDB);
vlxc+=10;
if(vlxc>511) vlxc=511;
dyn.cps(vlxc,0,1,512,VDC,VDAL, 
VDAL.VDAL);
printf("Vertical line x
coordinate : */,d . \n", 
vlxc);
printf("Horizontal line y
coordinate : */(d . \n", 
hlyc);
break;
>
-c
dyn.cps(vlxc,0,1,512,VDC,VDB, 
VDB,VDB);
vlxc— ;
if(vlxc<0) vlxc=0;
dyn.cps(vlxc,0,1,512,VDC,VDAL, 
VDAL,VDAL);
printf("Vertical line x
coordinate : */,d . \n", 
vlxc);
printf("Horizontal line y
coordinate : 5id . \n", 
hlyc);
break;
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}
case ’L’ : {
case ’d’
case ’D’
dyn_cps(vlxc,0,l,512,VDC,VDB, 
VDB,VDB);
vlxc-=10;
if(vlxc<0) vlxc=0;
dyn.cps(vlxc,0,1»512,VDC,VDAL, 
VDAL.VDAL);
printf("Vertical line x
coordinate : Xd . \n", 
vlxc);
printf("Horizontal line y
coordinate : */,d . \n", 
hlyc);
breai;
}
{
dyn.cps(0,hlyc,512,1,VDC,VDB, 
VDB,VDB);
hlyc++;
if(hlyc>511) hlyc=511;
dyn.cps(0,hlyc,512,1,VDC,VDAL, 
VDAL,VDAL);
printf("Vertical line x
coordinate : 7,d . \n", 
vlxc);
printf("Horizontal line y
coordinate : /id . \n", 
hlyc);
breai;
}
{
dyn.cps(0,hlyc,512,1,VDC,VDB,
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VDB.VDB); 
hlyc+=10;
if(hlyc>511) hlyc=511; 
dyn_cps(0,hlyc,512,1,VDC,VDAL, 
VDAL.VDAL);
printf("Vertical line x
coordinate : Jid . \n", 
vlxc);
printf("Horizontal line y
coordinate : ’/d . \n", 
hlyc);
breai;
case 'u’ : {
dyn.cps(0,hlyc,512,1,VDC,VDB, 
VDB.VDB);
hlyc— ;
if(hlyc<0) hlyc=0;
dyn.cps(0,hlyc,512,1,VDC,VDAL, 
VDAL.VDAL);
printf("Vertical line x
coordinate : J(d . \n", 
vlxc);
printf("Horizontal line y
coordinate : Xd . \n", 
hlyc);
breaik;
case 'U’ : {
dyn.cps(0 ,hlyc,512,1,VDC,VDB, 
VDB.VDB); 
hlyc-=10;
if(hlyc<0) hlyc=0;
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dyn.cps(0,hlyc,512,1,VDC,VDAL, 
VDAL,VDAL);
printf("Vertical line x
coordinate : Xd . \n", 
vlxc);
printf("Horizontal line y
coordinate : /id . \n", 
hlyc);
breaik;
}
case ’c’ : {
adi_cpsmode(STATIC); 
adi_cpssel(VDC,VDB,VDB,VDB); 
printf("Input vertical and
horizontal line gray 
level ; \n"); 
scanf ("*/,d" ,&lgl) ; 
fb_sethmask(0xFF00); 
fb.access(FRAMEA,NOSCAN,SCAN); 
fb_clf(AL0W,lgl); 
fb.access(NONE,SCAN,SCAN); 
fb.sethmask(OxFFFF);
/ *  INITIALIZE LINE LOCATIONS * /  
dyn.cps(0,0,512,512,VDC,VDB, 
VDB,VDB);
dyn.cp s(0,hlyc,512,1,VDC,VDAL, 
VDAL,VDAL);
dyn.cps(vlxc,0,1,512,VDC,VDAL, 
VDAL,VDAL);
/ *  START DYNAMIC IMAGE DISPLAY * /  
adi.cpsmode(DYNAMIC); 
breai;
}
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case ’e’ : breaJc; 
default : break;
}
}-while(cc2! = ’e O ; 
adi.cpsmode(STATIC); 
adi_cpssel(VDC,VDB,VDB,VDB); 
break;
case ’3’ : breeik; 
default : break;
}
}while(ccl!=’3’);
}
/ *  End of the program */
